

MAR.1985

HITACHI IC MEMORY DATA BOOK

HITACHI IC MEMORY DATA BOOK

© Hitachi, Ltd., 1985

 HITACHI

INDEX

■ QUICK REFERENCE GUIDE TO HITACHI IC MEMORIES	7
● MOS RAM	7
● MOS ROM	9
● Bipolar RAM	10
■ PACKAGE INFORMATIONS	11
● Plastic DIP	11
● Cerdip	12
● Flat Package	14
● Chip Carrier	15
■ RELIABILITY OF HITACHI IC MEMORIES	16
● Precautions for Handling IC Memories	24
● Quality Assurance of IC Memories	26
● Outlines of Testing Method	32
■ APPLICATIONS	35
● Application of Dynamic RAMs	35
● Programming & Erasing of EPROM	37
● Mask ROM Programming Instruction	41
■ DATA SHEETS	45
● MOS Static RAM	45
HM6148H-45 1024-word x 4-bit RAM (CMOS)	46
HM6148H-55 1024-word x 4-bit RAM (CMOS)	46
HM6148HP-45 1024-word x 4-bit RAM (CMOS)	46
HM6148HP-55 1024-word x 4-bit RAM (CMOS)	46
HM6148HLP-45 1024-word x 4-bit RAM (CMOS)	52
HM6148HLP-55 1024-word x 4-bit RAM (CMOS)	52
HM6147H-35 4096-word x 1-bit RAM (CMOS)	57
HM6147H-45 4096-word x 1-bit RAM (CMOS)	57
HM6147H-55 4096-word x 1-bit RAM (CMOS)	57
HM6147HP-35 4096-word x 1-bit RAM (CMOS)	57
HM6147HP-45 4096-word x 1-bit RAM (CMOS)	57
HM6147HP-55 4096-word x 1-bit RAM (CMOS)	57
HM6147HLP-35 4096-word x 1-bit RAM (CMOS)	63
HM6147HLP-45 4096-word x 1-bit RAM (CMOS)	63
HM6147HLP-55 4096-word x 1-bit RAM (CMOS)	63
HM6116-2 2048-word x 8-bit RAM (CMOS)	67
HM6116-3 2048-word x 8-bit RAM (CMOS)	67
HM6116-4 2048-word x 8-bit RAM (CMOS)	67
HM6116P-2 2048-word x 8-bit RAM (CMOS)	67
HM6116P-3 2048-word x 8-bit RAM (CMOS)	67
HM6116P-4 2048-word x 8-bit RAM (CMOS)	67
HM6116FP-2 2048-word x 8-bit RAM (CMOS)	73
HM6116FP-3 2048-word x 8-bit RAM (CMOS)	73
HM6116FP-4 2048-word x 8-bit RAM (CMOS)	73
HM6116LP-2 2048-word x 8-bit RAM (CMOS)	78
HM6116LP-3 2048-word x 8-bit RAM (CMOS)	78
HM6116LP-4 2048-word x 8-bit RAM (CMOS)	78
HM6116LFP-2 2048-word x 8-bit RAM (CMOS)	85
HM6116LFP-3 2048-word x 8-bit RAM (CMOS)	85
HM6116LFP-4 2048-word x 8-bit RAM (CMOS)	85
HM6116AP-12 2048-word x 8-bit RAM (CMOS)	89
HM6116AP-15 2048-word x 8-bit RAM (CMOS)	89
HM6116AP-20 2048-word x 8-bit RAM (CMOS)	89

HM6116ASP-12	2048-word x 8-bit RAM (CMOS)	89
HM6116ASP-15	2048-word x 8-bit RAM (CMOS)	89
HM6116ASP-20	2048-word x 8-bit RAM (CMOS)	89
HM6116ALP-12	2048-word x 8-bit RAM (CMOS)	96
HM6116ALP-15	2048-word x 8-bit RAM (CMOS)	96
HM6116ALP-20	2048-word x 8-bit RAM (CMOS)	96
HM6116ALS-12	2048-word x 8-bit RAM (CMOS)	96
HM6116ALS-15	2048-word x 8-bit RAM (CMOS)	96
HM6116ALS-20	2048-word x 8-bit RAM (CMOS)	96
HM6168H-45	4096-word x 4-bit RAM (CMOS)	100
HM6168H-55	4096-word x 4-bit RAM (CMOS)	100
HM6168H-70	4096-word x 4-bit RAM (CMOS)	100
HM6168HP-45	4096-word x 4-bit RAM (CMOS)	100
HM6168HP-55	4096-word x 4-bit RAM (CMOS)	100
HM6168HP-70	4096-word x 4-bit RAM (CMOS)	100
HM6168HLP-45	4096-word x 4-bit RAM (CMOS)	106
HM6168HLP-55	4096-word x 4-bit RAM (CMOS)	106
HM6168HLP-70	4096-word x 4-bit RAM (CMOS)	106
HM6167	16384-word x 1-bit RAM (CMOS)	111
HM6167-6	16384-word x 1-bit RAM (CMOS)	111
HM6167-8	16384-word x 1-bit RAM (CMOS)	111
HM6167P	16384-word x 1-bit RAM (CMOS)	111
HM6167P-6	26384-word x 1-bit RAM (CMOS)	111
HM6167P-8	16384-word x 1-bit RAM (CMOS)	111
HM6167LP	16384-word x 1-bit RAM (CMOS)	117
HM6167LP-6	16384-word x 1-bit RAM (CMOS)	117
HM6167LP-8	16384-word x 1-bit RAM (CMOS)	117
HM6167H-45	16384-word x 1-bit RAM (CMOS)	121
HM6167H-55	16384-word x 1-bit RAM (CMOS)	121
HM6167HP-45	16384-word x 1-bit RAM (CMOS)	121
HM6167HP-55	16384-word x 1-bit RAM (CMOS)	121
HM6167HCG-45	16384-word x 1-bit RAM (CMOS)	128
HM6167HCG-55	16384-word x 1-bit RAM (CMOS)	128
HM6167HLP-45	16384-word x 1-bit RAM (CMOS)	132
HM6167HLP-55	16384-word x 1-bit RAM (CMOS)	132
HM6267P-35	16384-word x 1-bit RAM (CMOS)	136
HM6267P-45	16384-word x 1-bit RAM (CMOS)	136
HM6264P-10	8192-word x 8-bit RAM (CMOS)	142
HM6264P-12	8192-word x 8-bit RAM (CMOS)	142
HM6264P-15	8192-word x 8-bit RAM (CMOS)	142
HM6264FP-12	8192-word x 8-bit RAM (CMOS)	148
HM6264FP-15	8192-word x 8-bit RAM (CMOS)	148
HM6264LP-10	8192-word x 8-bit RAM (CMOS)	152
HM6264LP-12	8192-word x 8-bit RAM (CMOS)	152
HM6264LP-15	8192-word x 8-bit RAM (CMOS)	152
HM6264LFP-12	8192-word x 8-bit RAM (CMOS)	159
HM6264LFP-15	8192-word x 8-bit RAM (CMOS)	159
HM6287P-55	65536-word x 1-bit RAM (CMOS)	164
HM6287P-70	65536-word x 1-bit RAM (CMOS)	164
HM6287CG-55	65536-word x 1-bit RAM (CMOS)	164
HM6287CG-70	65536-word x 1-bit RAM (CMOS)	164
HM6287LP-55	65536-word x 1-bit RAM (CMOS)	168
HM6287LP-70	65536-word x 1-bit RAM (CMOS)	168
HM65256AP-12	32768-word x 8-bit Pseudo Static RAM (CMOS)	173
HM65256AP-15	32768-word x 8-bit Pseudo Static RAM (CMOS)	173
HM65256AP-20	32768-word x 8-bit Pseudo Static RAM (CMOS)	173

● MOS Dynamic RAM	181
HM48416AP-12	16384-word x 4-bit RAM (NMOS) 182
HM48416AP-15	16384-word x 4-bit RAM (NMOS) 182
HM48416AP-20	16384-word x 4-bit RAM (NMOS) 182
HM4864-2	65536-word x 1-bit RAM (NMOS) 189
HM4864-3	65536-word x 1-bit RAM (NMOS) 189
HM4864P-2	65536-word x 1-bit RAM (NMOS) 189
HM4864P-3	65536-word x 1-bit RAM (NMOS) 189
HM4864A-12	65536-word x 1-bit RAM (NMOS) 199
HM4864A-15	65536-word x 1-bit RAM (NMOS) 199
HM4864A-20	65536-word x 1-bit RAM (NMOS) 199
HM4864AP-12	65536-word x 1-bit RAM (NMOS) 199
HM4864AP-15	65536-word x 1-bit RAM (NMOS) 199
HM4864AP-20	65536-word x 1-bit RAM (NMOS) 199
HM4864ACG-12	65536-word x 1-bit RAM (NMOS) 204
HM4864ACG-15	65536-word x 1-bit RAM (NMOS) 204
HM4864ACG-20	65536-word x 1-bit RAM (NMOS) 204
HM50464P-12	65536-word x 4-bit RAM (NMOS) 209
HM50464P-15	65536-word x 4-bit RAM (NMOS) 209
HM50464P-20	65536-word x 4-bit RAM (NMOS) 209
HM50465P-12	65536-word x 4-bit RAM (NMOS) 217
HM50465P-15	65536-word x 4-bit RAM (NMOS) 217
HM50465P-20	65536-word x 4-bit RAM (NMOS) 217
HM50256-12	262144-word x 1-bit RAM (NMOS) 225
HM50256-15	262144-word x 1-bit RAM (NMOS) 225
HM50256-20	262144-word x 1-bit RAM (NMOS) 225
HM50256P-12	262144-word x 1-bit RAM (NMOS) 225
HM50256P-15	262144-word x 1-bit RAM (NMOS) 225
HM50256P-20	262144-word x 1-bit RAM (NMOS) 225
HM50256CP-12	262144-word x 1-bit RAM (NMOS) 225
HM50256CP-15	262144-word x 1-bit RAM (NMOS) 225
HM50256CP-20	262144-word x 1-bit RAM (NMOS) 225
HM50257-12	262144-word x 1-bit RAM (NMOS) 233
HM50257-15	262144-word x 1-bit RAM (NMOS) 233
HM50257-20	262144-word x 1-bit RAM (NMOS) 233
HM50257P-12	262144-word x 1-bit RAM (NMOS) 233
HM50257P-15	262144-word x 1-bit RAM (NMOS) 233
HM50257P-20	262144-word x 1-bit RAM (NMOS) 233
HM50257CP-12	262144-word x 1-bit RAM (NMOS) 233
HM50257CP-15	262144-word x 1-bit RAM (NMOS) 233
HM50257CP-20	262144-word x 1-bit RAM (NMOS) 233
● MOS Mask ROM	241
HN61364P	8192-word x 8-bit RAM (CMOS) 242
HN61364FP	8192-word x 8-bit ROM (CMOS) 242
HN61365P	8192-word x 8-bit ROM (CMOS) 244
HN61366P	8192-word x 8-bit ROM (CMOS) 246
HN613128P	16384-word x 8-bit ROM (CMOS) 248
HN613128FP	16384-word x 8-bit ROM (CMOS) 248
HN61256P	32768-word x 8-bit or 65536-word x 4-bit ROM (CMOS) 250
HN61256FP	32768-word x 8-bit or 65536-word x 4-bit ROM (CMOS) 250
HN613256P	32768-word x 8-bit ROM (CMOS) 252
HN613256FP	32768-word x 8-bit ROM (CMOS) 252
HN62201P	65536-word x 16-bit ROM (CMOS) 254
HN62101P	131072-word x 8-bit ROM (CMOS) 256
HN62301P	131072-word x 8-bit ROM (CMOS) 258
HN62301AP	131072-word x 8-bit ROM (CMOS) 262

● MOS PROM		267
HN482732A-20	4096-word x 8-bit U.V. Erasable & Electrically PROM (NMOS)	268
HN482732A-25	4096-word x 8-bit U.V. Erasable & Electrically PROM (NMOS)	268
HN482732A-30	4096-word x 8-bit U.V. Erasable & Electrically PROM (NMOS)	268
HN482764G	8192-word x 8-bit U.V. Erasable & Electrically PROM (NMOS)	272
HN482764G-2	8192-word x 8-bit U.V. Erasable & Electrically PROM (NMOS)	272
HN482764G-3	8192-word x 8-bit U.V. Erasable & Electrically PROM (NMOS)	272
HN482764P-3	8192-word x 8-bit One Time Electrically PROM (NMOS)	277
HN27C64G-15	8192-word x 8-bit U.V. Erasable & Electrically PROM (CMOS)	282
HN27C64G-20	8192-word x 8-bit U.V. Erasable & Electrically PROM (CMOS)	282
HN27C64G-25	8192-word x 8-bit U.V. Erasable & Electrically PROM (CMOS)	282
HN4827128G-25	16384-word x 8-bit U.V. Erasable & Electrically PROM (NMOS)	289
HN4827128G-30	16384-word x 8 bit U.V. Erasable & Electrically PROM (NMOS)	289
HN4827128G-45	16384-word x 8-bit U.V. Erasable & Electrically PROM (NMOS)	289
HN4827128P-30	16384-word x 8-bit One Time Electrically PROM (NMOS)	294
HN27256G-25	32768-word x 8-bit U.V. Erasable & Electrically PROM (NMOS)	298
HN27256G-30	32768-word x 8-bit U.V. Erasable & Electrically PROM (NMOS)	298
HN27C256G-20	32768-word x 8-bit U.V. Erasable & Electrically PROM (CMOS)	303
HN27C256G-25	32768-word x 8-bit U.V. Erasable & Electrically PROM (CMOS)	303
HN27C256G-30	32768-word x 8-bit U.V. Erasable & Electrically PROM (CMOS)	303
HN58064P-25	8192-word x 8-bit Electrically Erasable & PROM (NMOS)	307
HN58064P-30	8192-word x 8-bit Electrically Erasable & PROM (NMOS)	307
● Bipolar RAM		313
HM10414	256-word x 1-bit RAM (ECL 10K)	314
HM10414-1	256-word x 1-bit RAM (ECL 10K)	314
HM10422	256-word x 4-bit RAM (ECL 10K)	318
HM10422-7	256-word x 4-bit RAM (ECL 10K)	323
HM2110	1024-word x 1-bit RAM (ECL 10K)	326
HM2110-1	1024-word x 1-bit RAM (ECL 10K)	326
HM2112	1024-word x 1-bit RAM (ECL 10K)	330
HM2112-1	1024-word x 1-bit RAM (ECL 10K)	330
HM10474	1024-word x 4-bit RAM (ECL 10K)	335
HM10474-8	1024-word x 4-bit RAM (ECL 10K)	340
HM10474-10	1024-word x 4-bit RAM (ECL 10K)	340
HM10470	4096-word x 1-bit RAM (ECL 10K)	343
HM10470-1	4096-word x 1-bit RAM (ECL 10K)	343
HM10470-20	4096-word x 1-bit RAM (ECL 10K)	348

HM2142	4096-word x 1-bit RAM (ECL 10K)	351
HM10480	16384-word x 1-bit RAM (ECL 10K)	354
HM10480F	16384-word x 1-bit RAM (ECL 10K)	354
HM100422	256-word x 4-bit RAM (ECL 100K)	357
HM100422F	256-word x 4-bit RAM (ECL 100K)	357
HM100422 CG	256-word x 4-bit RAM (ECL 100K)	357
HM100415	1024-word x 1-bit RAM (ECL 100K)	360
HM100415CG	1024-word x 1-bit RAM (ECL 100K)	360
HM100474	1024-word x 4-bit RAM (ECL 100K)	363
HM100474F	1024-word x 4-bit RAM (ECL 100K)	363
HM100470	4096-word x 1-bit RAM (ECL 100K)	368
HM100480	16384-word x 1-bit RAM (ECL 100K)	371
HM100480F	16384-word x 1-bit RAM (ECL 100K)	371
● Memory Support Circuits		375
HD2912	Quadruple TTL-to-MOS Clock Drivers	376
HD2916	Quadruple TTL-to-MOS Clock Drivers	379
HD2923	Quadruple ECL-to-TTL Drivers	382

MEDICAL APPLICATIONS

Hitachi's products are not authorized for use in MEDICAL APPLICATIONS, including, but not limited to, use in life support devices without the written consent of the appropriate officer of Hitachi's sales company. Buyers of Hitachi's products are requested to notify Hitachi's sales offices when planning to use the products in the MEDICAL APPLICATIONS.

NOTICE

The example of an applied circuit or combination with other equipment shown herein indicates characteristics and performance of a semiconductor-applied products. The company shall assume no responsibility for any problem involving a patent caused when applying the descriptions in the example.

QUICK REFERENCE GUIDE TO HITACHI IC MEMORIES

MOS RAM

Mode	Total Bit	Type No.	Process	Organization (word×bit)	Access Time (ns)max	Cycle Time (ns)min	Supply Voltage (V)	Power Dissipation (W)	Package*						Page							
									Pin No.	G	P	FP	SP	CG		CP						
Static	4k-bit	HM6148H-45	CMOS	1024×4	45	45	+5	0.1m/0.175	18	●	●					46						
		HM6148H-55			55	55				●	●						46					
		HM6148HL-45			45	45				●							52					
		HM6148HL-55			55	55				●							52					
		HM6147H-35		35	35	4096×1		35		35	●	●							57			
		HM6147H-45		45	45			●		●								57				
		HM6147H-55		55	55			●		●								57				
		HM6147HL-35		35	35					●								63				
		HM6147HL-45		45	45					●								63				
		HM6147HL-55		55	55					●								63				
	HM6116-2	120		120	2048×8			+5	120	120	0.1m/0.2	24	●	●	●					67		
	HM6116-3	150		150					0.1m/0.18	●	●		●							67		
	HM6116-4	200		200		20μΔ/0.18			●	●	●								67			
	HM6116L-2	120		120		20μΔ/0.16				●	●								78			
	HM6116L-3	150		150						●	●								78			
	HM6116L-4	200		200						●	●								78			
	HM6116A-12	120		120						●	●								89			
	HM6116A-15	150		150						●	●								89			
	HM6116A-20	200		200						●	●								89			
	HM6116AL-12	120		120						●	●								96			
	HM6116AL-15	150		150						●	●								96			
	HM6116AL-20	200		200						●	●								96			
	HM6168H-45	45		45		4096×4			+5	45	45		0.1m/0.2	20	●	●						100
	HM6168H-55	55		55						●	●											100
	HM6168H-70	70		70						●	●											100
	HM6168HL-45	45		45							●											106
	HM6168HL-55	55		55				●											106			
	HM6168HL-70	70		70				●											106			
	HM6167	70		70	16384×1			+5		70	70	0.1m/0.15	20		●	●						111
	HM6167-6	85		85						●	●											111
	HM6167-8	100		100		●			●										111			
	HM6167L	70		70					●										117			
	HM6167L-6	85		85					●										117			
	HM6167L-8	100		100					●										117			
	HM6167H-45	45		45					●										121			
	HM6167H-55	55		55					●										121			
	HM6167HL-45	45		45					●										132			
	HM6167HL-55	55		55					●										132			
	HM6267-35	35		35					●										136			
	HM6267-45	45		45					●										136			
	HM6264-10	100		100	8192×8	+5		100	100	0.1m/0.2	28		●						142			
	HM6264-12	120		120					●	●									142			
	HM6264-15	150		150					●	●									142			
	HM6264L-10	100		100					●										152			
	HM6264L-12	120		120					●										152			
	HM6264L-15	150		150					●										152			

(to be continued)

Mode	Total Bit	Type No.	Process	Organization (word×bit)	Access Time (ns)max	Cycle Time (ns)min	Supply Voltage (V)	Power Dissipation (W)	Package*						Page			
									Pin No.	G	P	FP	SP	CG		CP		
Static	64k-bit	HM6287-55	CMOS	65536×1	55	55	+5	0.1m/0.3	22		●				●	164		
		HM6287-70			70	70					●			●	164			
		HM6287L-55			55	55					●				168			
		HM6287L-70			70	70					●				168			
Pseudo Static	256k-bit	HM65256A-12**	CMOS	32768×8	120	190	+5	2m/0.175	28		●					173		
		HM65256A-15**			150	235					●				173			
		HM65256A-20**			200	310					●				173			
Dynamic	64k-bit	HM48416A-12	NMOS	16384×4	120	230	+5	20m/0.3	18		●					182		
		HM48416A-15			150	260					●				182			
		HM48416A-20			200	330					●				182			
		HM4864-2			150	270					●				189			
		HM4864-3		200	335	65536×1		120	220	20m/0.33	16	●	●					189
		HM4864A-12		120	220			●	●					●		199		
		HM4864A-15		150	260			●	●					●		199		
		HM4864A-20		100	330			●	●					●		199		
	HM50464-12	120	220	65536×4	120	220	20m/0.35	18		●						209		
	HM50464-15	150	260			●							209					
	HM50464-20	200	330			●							209					
	HM50465-12	120	220			●							217					
	HM50465-15	150	260			●							217					
	HM50465-20	200	330			●							217					
	HM50256-12	120	220		262144×1	120			220	20m/0.35	16	●	●				●	225
	HM50256-15	150	260			●			●					●		225		
	HM50256-20	200	330	●		●			●				233					
	HM50257-12	120	220	●		●			●				233					
	HM50257-15	150	260		150	260		20m/0.35	16	●	●			●	233			
	HM50257-20	200	330		200	330		20m/0.35	16	●	●			●	233			

* Under development ** Preliminary Δ HM6116LP/LFP Series : 10μW

† The package codes of G, P, FP, SP, CG and CP are applied to the package materials as follows.
 G : Cerdip, P : Plastic DIP, FP : Flat Plastic Package (SOP), SP : Skinny Type Plastic DIP,
 CG : Ceramic Leadless Chip Carrier, CP : Plastic Leaded Chip Carrier

■ MOS ROM

Mode	Total Bit	Type No.	Process	Organization (word × bit)	Access Time (ns)max	Supply Voltage (V)	Power Dissipation (W)	Package †				Page				
								Pin No.	G	P	FP					
Mask	64k-bit	HN61364	CMOS	8192 × 8	250	+5	5μ/50m	28		●	●	242				
		HN61365						24		●		244				
		HN61366								●		246				
	128k-bit	HN613128		16384 × 8	250		5μ/50m	28		●	●	248				
	256k-bit	HN61256		32768 × 8	3500		250	5μ/50m	28		●	●	250			
		HN613256									●	●	252			
	1M-bit	HN62201**		65536 × 16	3500		131072 × 8	3500	28		●		254			
										HN62101**		●		256		
										HN62301		●		258		
										HN62301A		●		262		
	U. V. Erasable & Electrically	32k-bit		HN482732A-20	4096 × 8		250	200	+5	0.18/0.8	24		●		268	
HN482732A-25				●								268				
HN482732A-30				●								268				
HN482764			8192 × 8	250		200						0.18/0.55	28		●	
HN482864-2					●			272								
HN482764-3					●			272								
HN27C64-15		CMOS			150		200	5μ/20m			●				282	
HN27C64-20											●				282	
HN27C64-25											●				282	
128k-bit		HN4827128-25	16384 × 8	250	300	0.18/0.53	28			●		289				
		HN4827128-30						NMOS		450	250	0.22/0.55		●		289
		HN4827128-45												●		289
256k-bit		HN27256-25	32768 × 8	250	300	0.22/0.55	28			●		298				
		HN27256-30						CMOS		200	250	5μ/20m		●		298
		HN27C256-25												●		303
		HN27C256-30												●		303
One Time Electrically		64k-bit	HN482764-3	NMOS	8192 × 8	300	0.18/0.55			●		277				
		128k-bit	HN4827128-30**		16384 × 8	300		0.18/0.635			●		294			
Electrically Erasable & Programmable		64k-bit	HN58064-25	NMOS	8192 × 8	250	0.125/0.3			●		307				
			HN58064-30			300				●		307				

* Under development ** Preliminary

† The package codes of G, P and FP are applied to the package materials as follows.

G : Cerdip, P : Plastic DIP, FP : Plastic Flat Package

BIPOLAR RAM

Level	Total Bit	Type No.	Organization (word×bit)	Output	Access Time (ns)max	Supply Voltage (V)	Power Dissipation (mW/bit)	Package†				Page	
								Pin No.	F	G	CG		
ECL 10K	256-bit	HM10414	256×1	Open Emitter	10	-5.2	2.8	16		●		314	
		HM10414-1			8					●		314	
	1k-bit	HM10422	256×4		10		24	0.8		●		318	
		HM10422-7			7			1.0		●		323	
		HM2110	1024×1		35		16	0.5		●		326	
		HM2110-1			25					●		326	
		HM2112			10			0.8		●		330	
		HM2112-1			8					●		330	
	4k-bit	HM10474	1024×4		25		24	0.2		●		335	
		HM10474-8**			8					●		340	
		HM10474-10**			10			0.3		●		340	
		HM10470	4096×1		25		18		0.2		●		343
		HM10470-1			15						●		343
		HM10470-20			20				0.25		●		348
		HM2142			10					●		351	
	16k-bit	HM10480	16384×1		25		20	0.3		●		351	
ECL 100K	1k-bit	HM100422	256×4	10	-4.5	0.05	20	●	●		354		
		HM100415	1024×1	10		0.8	24	●	●	●	357		
	4k-bit	HM100474	1024×4	25		0.6	16		●	●	360		
		HM100470	4096×1	25		0.2	24	●	●		363		
	16k-bit	HM100480**	16384×1	25		0.2	18		●		368		
						0.05	20	●	●		371		

* Under development ** Preliminary


† The package codes of F, G and CG are applied to the package materials as follows.

F : Flat Package, G : Cerdip, CG : Ceramic Leadless Chip Carrier


PACKAGE INFORMATION (Dimensions in mm)

● Dual-in-line Plastic


● DP-16




● DP-16A




● DP-18




● DP-20




● DP-22N




● DP-24



● DP-24N



● DP-28




Package Information


● Applicable ICs

DP-16	HM4864P-2, HM4864P-3, HM4864AP-12, HM4864AP-15, HM4864AP-20
DP-16A	HM50256P-12, HM50256P-15, HM50256P-20, HM50257P-12, HM50257P-15, HM50257P-20
DP-18	HM6148HP-45, HM6148HP-55, HM6148HLP-45, HM6148HLP-55, HM6147HP-35, HM6147HP-45, HM6147HP-55, HM6147HLP-35, HM6147HLP-45, HM6147HLP-55, HM48416AP-12, HM48416AP-15, HM48416AP-20, HM50464P-12, HM50464P-15, HM50464P-20, HM50465P-12, HM50465P-15, HM50465P-20
DP-20	HM6168HP-45, HM6168HP-55, HM6168HP-70, HM6168HLP-45, HM6168HLP-55, HM6168HLP-70, HM6167P, HM6167P-6, HM6167P-8, HM6167LP, HM6167LP-6, HM6167LP-8, HM6167HP-45, HM6167HP-55, HM6167HLP-45, HM6167HLP-55, HM6267P-35, HM6267P-45
DP-22N	HM6287P-55, HM6287P-70, HM6287LP-55, HM6287LP-70
DP-24	HM6116P-2, HM6116P-3, HM6116P-4, HM6116LP-2, HM6116LP-3, HM6116LP-4, HM6116AP-12, HM6116AP-15, HM6116AP-20, HM6116ALP-12, HM6116ALP-15, HM6116ALP-20, HN61356P, HN61366P
DP-24N	HM6116ASP-12, HM6116ASP-15, HM6116ASP-20, HM6116ALSP-12, HM6116ALSP-15, HM6116ALSP-20
DP-28	HM6264P-10, HM6264P-12, HM6264P-15, HM6264LP-10, HM6264LP-12, HM6264LP-15, HM65256AP-12, HM65256AP-15, HM65256AP-20, HN61364P, HN613128P, HN61256P, HN613256P, HN62101P, HN62301P, HN62301AP, HN482764P-3, HN4827128P-30, HN58064P-25, HN58064P-30

● CERDIP



(to be continued)




• Applicable ICs

DG-16	HM10414, HM10414-1, HD2912
DG-16A	HM2110, HM1210-1, HM2112, HM2112-1, HM100415, HD2916, HD2923
DG-16B	HM4864-2, HM4864-3, HM4864A-12, HM4864A-15, HM4864A-20, HM50256-12, HM50256-15, HM50256-20, HM50257-12, HM50257-15, HM50257-20
DG-18	HM6148H-45, HM6148H-55, HM6168H-35, HM6147H-45, HM6147H-55, HM10470, HM10470-1, HM10470-20, HM100470
DG-20	HM6168H-45, HM6168H-55, HM6168H-70, HM6167, HM6167-6, HM6167-8, HM6167H-45, HM6167H-55, HM2142, HM10480, HM100480
DG-24	HM6116-2, HM6116-3, HM6116-4
DG-24A	HM10422, HM10422-7, HM10474, HM10474-8, HM10474-10, HM100422, HM100474
DG-24B	HN482732AG-20, HN482732AG-25, HN482732AG-30
DG-28	HN482764G, HN482764G-2, HN482764G-3, HN27C64G-15, HN27C64G-20, HN27C64G-25, HN4827128G-25, HN4827128G-30, HN4827128G-45, HN27256G-25, HN27256G-30, HN27C256G-20, HN27C256G-25, HN27C256G-30


Package Information

● Flat Packages


● FP-24




● FP-28




● FP-54



● FG-20



● FG-24



● Applicable ICs

FP-24	HM6116FP-2, HM6116FP-3, HM6116FP-4, HM6116LFP-2, HM6116LFP-3, HM6116LFP-4
FP-28	HM6264FP-12, HM6264FP-15, HM6264LFP-12, HM6264LFP-15
FP-54	HN61364FP, HN613128FP, HN61256FP, HN613256FP
FG-20	HM10480F, HM100480F
FG-24	HM100422F, HM100474F

RELIABILITY OF HITACHI IC MEMORIES

1. STRUCTURE






IC memories are structurally classified into bipolar type and MOS type. The former has a characteristic of an extremely high speed. But it is a comparatively small capacity and on the other hand, the latter features a large capacity. These IC memories are utilized by effectively taking the most of their respective characteristics.

Flows from designing, manufacturing and up to inspection for both Bipolar and MOS type IC memories are established under a unified concept, design and inspection standards. Therefore stable results concerning their reliability have been obtained with these IC memories, regardless of differences in the circuit design, pattern, layout, degree of

integration, etc.

From its characteristics, the memory LSI is integrated in high density by unit patterns called "cell" and it is not exaggeration to say that they are produced in the most advanced semiconductor manufacturing technologies. To get the high reliability of such a memory which has been subjected to rapid technological advances, know-hows based on past experience from the design stage of a cell are incorporated. Farther to evaluated reliability of each respective technology applied. Reliability evaluation using TEG (Test Element Group), etc. is carried out. Examples of cell circuits of the Bipolar memory and MOS memory are shown in Table 1.


● Table 1 Examples of Basic Cell Circuit of IC Memories

Classification	Bipolar memory (RAM)	Bipolar memory (PROM)	NMOS memory (Dynamic RAM)	NMOS, CMOS memories (Static RAM)	NMOS memory (PROM)
Application	Buffer memory, control memory of high-speed computer	Microcomputer control use	Main memory of computer, microcomputer memory		For microcomputer control
Example of basic cell circuit					


IC memory chips produced in the latest technologies are sealed in different packages. Ceramic package, Cerdip (glass-sealed type) and Plastic package are the current major IC packages. Also such packages as LCC (Leadless Chip Carrier) for high package density and SO (Small Outline) package are now under development.

Ceramic and Cerdip versions, with their hermetically sealed structure, are suitable to the equipment requiring high reliability. Plastic version, the leading semiconductor package, is applied to various kinds of equipment. Hitachi Plastic package has been improved to the close reliability level as the hermetically sealed devices. Table 2 shows examples of IC memory package outlines.


● Table 2 Examples of IC Memory Package Outlines



● 24 Pin with Lid




● 28 Pin with Lid




■ Plastic DIP


● 16 Pin




● 18 Pin




● 20 Pin




● 24 Pin



● 24 Pin




● 28 Pin




■ Leadless Chip Carrier

● 18 Pin



● 20 Pin



● 22 Pin




● 24 Pin




■ SOP

● 24 Pin



● 28 Pin



■ PLCC

● 18 Pin



2. RELIABILITY DATA Results of reliability tests are listed below.

2-1 Reliability test data on Bipolar memories

The reliability test data on the Bipolar memories are shown in Tables 3 and 4. Since they are manufactured under the aforementioned standardized design

rules and quality control, there is no difference in reliability among various types. In addition, it can be said that the greater the capacity, the higher the reliability per bit.

• Table 3 Results on Bipolar Memory Reliability Tests (1)

Test item	Test condition	HM10470 Cerdip				HM100422 (Chip Carrier)			
		Samples	Total component hours	Failures	Failure rate*	Samples	Total component hours	Failures	Failure rate*
High-temperature (Operating)	$T_a = 125^\circ\text{C}$ $V_{EE} = -5.2\text{V}$ (HM10470)	125	C.H. 4.0×10^5	0	1/hr 2.3×10^{-6}	—	—	—	—
	$T_a = 150^\circ\text{C}$ $V_{EE} = -5.2\text{V}$ (HM10470) $V_{CC} = -5.0\text{V}$ (HM100422)	80	2.7×10^5	0	3.4×10^{-6}	40	4×10^4	0	2.3×10^{-5}
High-temperature storage	$T_a = 200^\circ\text{C}$	27	2.7×10^4	0	3.4×10^{-5}	40	4×10^4	0	2.3×10^{-5}
	$T_a = 295^\circ\text{C}$	20	2.0×10^4	0	4.6×10^{-5}	40	4×10^4	0	2.3×10^{-5}

* Estimated failure rate with confidence level 60%.

• Table 4 Result on Bipolar Memory Reliability Tests (2)

Test item	Test condition	HM10470 (Cerdip)		HM100422 (Chip carrier)	
		Samples	Failures	Samples	Failures
Temperature cycling	$-65^\circ\text{C} \sim +150^\circ\text{C}$, 10 cycles	120	0	40	0
Soldering heat	260°C , 10 seconds	22	0	—	—
Thermal shock	$0^\circ\text{C} \sim +100^\circ\text{C}$, 10 cycles	36	0	20	0
Mechanical shock	1500G, 0.5ms, Three times each for X, Y and Z	30	0	60	0
Variable frequency	100 ~ 2000Hz, 20G Three times each for X, Y and Z	40	0	60	0
Constant-acceleration	20000G, 1 minute, each for X, Y and Z	40	0	60	0

2-2 Reliability test data on MOS memories

The reliability test data on the MOS memories are shown in Tables 5, 6 and 7. In these tables, data are shown on representative types of HM50256 (256K

DRAM), HM4864AP (64K DRAM), HM6264P (64K SRAM), HM6116P/FP (16K SRAM), HN4827128 (128K EPROM) and leadless chip carrier device of 64K DRAM, 4K/16K SRAM.

• Table 5 Results on MOS Memory Reliability Test (1)

Test item	Test Condition	HM50256 (Ceramic)				HN4827128G (Cerdip)				Remarks
		Sam- ples	Total component hours	Fail- ures	Failure rate*	Sam- ples	Total component hours	Fail- ures	Failure rate*	
High-temperature dynamic operation	$T_a = 125^\circ\text{C}$ $V_{CC} = 5.5\text{V}$ $t_{eye} = 3\mu\text{s}$	—	—	—	1/hr —	100	1.0×10^5	0	1/hr 9.2×10^{-6}	
	$T_a = 150^\circ\text{C}$ $V_{CC} = 8\text{V}/7\text{V}$ $t_{eye} = 3\mu\text{s}$	723	1.44×10^6	7	5.8×10^{-6}	—	—	—	—	Oxide failure x 7
	$T_a = 125^\circ\text{C}$ $V_{CC} = 8\text{V}/7\text{V}$ $t_{eye} = 3\mu\text{s}$	2920	1.12×10^6	2	2.8×10^{-6}	—	—	—	—	Oxide failure x 2

* Estimated failure rate with confidence level 60%.

● Table 6 Results on MOS Memory Reliability Tests (2)

Test item	Test condition	HM4864AP (Plastic)				HM6264P (Plastic)				Remarks
		Samples	Total component hours	Failures	Failure rate*	Samples	Total component hours	Failures	Failure rate*	
High-temperature dynamic operation	$T_a = 150^\circ\text{C}$ $V_{CC} = 7\text{V}$ $t_{\text{eye}} = 3\mu\text{s}$	173	1.73×10^5	0	1/hr 1.3×10^{-6}	—	—	—	—	Isolation failure × 1 Defective crystal × 1
	$T_a = 125^\circ\text{C}$ $V_{CC} = 7\text{V}$ $t_{\text{eye}} = 3\mu\text{s}$	173	1.73×10^5	0	1.3×10^{-6}	774	8.4×10^5	2	3.7×10^{-6}	
High-temperature and high-humidity bias	$T_a = 85^\circ\text{C}$ RH = 85% $V_{CC} = 5.5\text{V}$	177	1.77×10^5	0	5.2×10^{-6}	304	3×10^5	0	3×10^{-6}	
Pressure cooker	$T_a = 121^\circ\text{C}$ RH = 100% storage	22	1.1×10^4	0	8.4×10^{-5}	55	2.2×10^4	0	4.2×10^{-5}	

* Estimated failure rate with confidence level 60%.

● Table 7 Results on MOS Memory Reliability Tests (3)


Test item	Test condition	HM50256 (cerdip)		EPROM (Cerdip)		HM6116P		HM6116FP		LCC		Remarks
		Samples	Failures	Samples	Failures	Samples	Failures	Samples	Failures	Samples	Failures	
Temperature cycling	$-55^\circ\text{C} \sim +150^\circ\text{C}$ 10 cycles	386	0	775	0	5462	0	1838	0	860	0	
Temperature cycling	$-55^\circ\text{C} \sim +150^\circ\text{C}$ 1000 cycles	116	0	250	0	100	0	90	0*	445	0	*500 cycles
Thermal shock	$-65^\circ\text{C} \sim +150^\circ\text{C}$ 15 cycles	145	0	146	0	38	0	38	0	498	0	
Soldering heat	260°C 10 seconds	50	0	90	0	22	0	297	0	82	0	
Mechanical shock	1500G 0.5ms	38	0	90	0	—	—	—	—	82	0	
Variable frequency	20Hz ~ 2000Hz 20G	38	0	90	0	—	—	—	—	82	0	
Constant-acceleration	20,000G	38	0	90	0*	—	—	—	—	82	0	*6000G

2.3 Change of electrical characteristics under endurance test for IC memories

The degradation of I_{CBO} of the cell transistor, degradation of h_{FE} , etc., can be considered as main factors in the internal elements for reliability of Bipolar memories. In actual element designing,

however, it has been designed to operate in the range at which these degradations do not happen. Therefore changes of electrical characteristics including access time are not observed. Time dependence in access time for HM10470 is shown in Fig. 1.

Fig. 1 Example of Change in Bipolar Memory Characteristics



Reliability of Hitachi Memories

V_{TH} is a basic parameter in the MOS memories, however, it has been confirmed there is not any shift in V_{TH} for practical usage because we have applied surface stabilizing technique, clean process, etc.

In case of dynamic RAM which needs refresh cycle, refresh time is also stabilized owing to the above-mentioned process. Time dependence of $V_{CC\ min}$ and t_{REF} characteristics for the 64K DRAM are shown in Fig. 2 and 3.




Fig. 2 $V_{CC\ min}$ time dependence in dynamic operation test at 125°C




Fig. 3 Time dependence in refresh time (t_{REF}) in dynamic operation test at 125°C

2.4 Classification of failure modes

Examples of failures happened in the field are shown in Fig. 4 and 5. Since memory LSIs generally require the most fine processing in semiconductor manufacturing technology, the percentage of failures resulting from pinholes, photoresist defects, foreign materials, etc., is tending to increase. To eliminate the latent defects which are generated in these manufacturing processes, we are constantly

improving these processes, and performing burn-in screening under high temperature for all memories. In addition, since the analysis of failures in the field can result in important feedback to improve their design and manufacturing, we are always exerting our efforts to collect customer process data and field data with the aim of further establishing their high reliability.




Fig. 4 Classification of Failure Modes of Bipolar Memory in the field





Fig. 5 Classification of Failure Modes of MOS Memory in the field

3. SOFT ERROR

3.1 Soft Error Mechanism

As mentioned before, IC memories have been increasingly miniaturized. Miniaturization, which means reduction of the horizontal plane dimensions as well as the vertical dimensions, causes signal level on the chip and storage charge of dynamic memories to be also decreased. An obstacle lying before miniaturization is soft error. Soft errors can be characterized as "transitory failures in which normal memory operation can be recovered by reprogramming information." Soft errors are caused by α -particles emitted from U and T_H contained in the packaging materials. As memory chips are exposed to α -particles, a great deal of electron-hole pairs are induced in Si substrate. These induced electrons cause memory information reversion. Fig. 6 shows the mechanism of information reversion in NMOS dynamic memory by α -particles. In case of NMOS dynamic memory, negative voltage is applied to the Si substrate. Therefore, positive holes are drawn by substrate, and only electrons cause information reversion (from information "1" to "0") of memory

cell. Fig. 6 shows misoperation seen in memory cell. Such a failure mode, which is defined as "Memory cell mode of soft errors," is distinguished from "Bit line mode." "Bit line mode" of soft errors is shown in Fig. 7. As information in memory cell is read out on bit line, bit line potential changes depending on memory cell information. The changing value is very small (several 100 mV), and compared with standard potential (potential read out from dummy cell), it is amplified by sense amplifier. If bit line is exposed to α -particles during the very short period between read-out from memory cell and amplification by sense amplifier, bit line potential decreases. And as it becomes less than standard potential, misoperation from information "0" to "1" will take place. On the other hand, with decrease of standard potential, misoperation from information "1" to "0" is seen. Both are called "Bit line mode" because errors appear at irradiation of α -particles. Soft error dependence on cycle time is shown in Fig. 8.







Fig. 8 Soft Error Rate's Dependence on Cycle Time

Actual products will have three types of failure modes, that is, cell mode, bit line mode and mixture of both modes. Soft error mechanism of static MOS memories and of bipolar memories are different from the above-mentioned mechanism in dynamic MOS memories.

In case of static memory, certain level of current always flows through the cell in order to retain the data in flip-flop circuit. When partial current induced by α -particles exceeds the retention current, misoperation occurs because of reversion of flip-flop circuit.

3.2 Examples of soft error preventive measures in products

At the initial stage of the 64K DRAM development, its soft error rate was estimated from accelerated irradiation test data to be higher than the expected design value. Hitachi has performed the following soft error preventive measures.

- 1) Selection of packaging materials which emit a minimal number of α -particles.
- 2) Application of chip coating technology to prevent the α -particles.
- 3) Use of circuitry and layout technology with inherent ability to resist α -particles.

Owing to these corrective measures, soft errors in 64K DRAM have reached a practically acceptable level. Preventive measures applied for 64K DRAM are also applied to other types. 16K DRAM with single power supply 5V family, for which chip coating was originally used, no longer requires this coating because of remarkable improvement by the third measure.




Fig. 9 Example of Soft Error Improvement on 64K-bit Dynamic RAM

3.3 Request for soft error preventative measures in system equipment

Thus our efforts to reduce soft errors have resulted in almost trouble-free memories. System reliability can be more improved by supplying some functions, that is, ECC device for large memory system and parity bit for small one.

4. RELIABILITY CLASSIFICATION

In designing IC memories, Hitachi classifies memory reliability by their application and controls the flows of design, production and test. Reliability can be roughly classified as follows:

- (I) For large scale computers and electronic exchangers
- (II) For important parts for auto-motive application
- (III) General communication-industrial use

In using our products, therefore, we would like you to consider the classification of the application. Especially, when you are going to apply our memories to any special equipment, please do not hesitate to consult our sales engineering staff.

■ PRECAUTIONS FOR HANDLING IC MEMORIES

A variety of IC memories of high-speed, high-power and static lower power dissipation CMOS have been developed and commercially available, which allows an electronics designer to properly select the one best suited for a particular application. However, he must be familiar with the advantages and disadvantages of the devices to make the optimum selection and to prevent them from malfunctioning or, in the worst case, from breaking down. Precautions for handling IC memories given below will help the electronics designers to work out their optimum circuit designs.

1. BIPOLAR IC MEMORY

1.1 Prevention of static electricity

Bipolar memories have been considered to have high resistance to the static electricity than MOS ICs. However, the presently available high speed IC, represented by bipolar memories, must be provided with a suitable preventive measure against the static electricity. Because their diffused junctions have become thinner than the conventional types, in order to perform higher capability. Take note of the following points.

- (1) Keep all terminals of a device in the conductive mat during transportation and storage to keep them at the same potential. A conductive mat called "MOSPAK" is commercially available. Unless otherwise specially stated, all HITACHI IC memories will be shipped in our conductive mats. Store them as they are.
- (2) When handling by hand IC memories for inspection or connection, his finger must be grounded as shown in Fig. 1. Do not forget to insert a 1M ohm resistor to protect him against an electric shock.




Fig. 1

- (3) It is advisable to control the ambient relative humidity at about 50 per cent to prevent the occurrence of static electricity.
- (4) It is also recommendable to wear cotton clothes instead of the ones made of synthetic fabrics to prevent the static electricity from occurring.

- (5) It is desirable to ground the soldering iron tips. Use a low voltage soldering iron (12 or 24V), if possible.
- (6) When IC memories mounted on the circuit boards are shipped, it is preferable to pack them with conductive mats.

1.2 Prevention of Reverse Insertion of IC Pinouts

In the case of reverse insertion of IC pinouts to board, ICs which have symmetrical pinouts between V_{EE} and Ground causes high current flow. Interconnection on the chip is melted and device is destroyed. Precaution must be made even for the ICs which do not have symmetrical pinouts between V_{EE} and Ground, because excess current flows and sometimes device is destroyed. On the device package, marking of No. 1 pin is stamped. Please watch this marking and insert ICs properly.

1.3 Mounting and Removal of ICs during Voltage is supplied

Usually, rather high current flows in regulator of bipolar memory. Therefore, if ICs are put in and pulled out to board during voltage is supplied, high voltage induced at current on/off destroys ICs. Mount and remove ICs after supply voltage is cut off. Same precaution must be made in measurement with tester.

1.4 Prevention of Oscillation

ECL bipolar memory has high cut-off frequency of transistor. Therefore, sometimes, oscillation is caused in relation with external circuit, and misoperation of ICs is occurred. In such cases, about 0.1 μF of capacitor, which has good high frequency characteristics, is recommended to put between ICs and voltage supply line.

1.5 Precaution on Simple "H" Level of ECL Memory

In some cases, it is seen that input of ICs is directly connected to ground to fix input as "H" level. However, it sometimes causes misoperation in conjunction with internal circuit composition. "H" and "L" level of input are specified as $V_{IL(min)}$ and $V_{IH(max)}$ for ICs respectively. Please refer them and use ICs properly.

1.6 Cooling

Power dissipation of bipolar memory is 400mW to 1000mW depending on products. In the case many bipolar memories are mounted on the board, natural convection is insufficient for cooling. Therefore, please run forced air cooling with velocity higher

than 2.5m/s. In addition, by cooling, improvement of reliability can be expected as shown in Fig. 2. We recommend the junction temperature to be kept less than 85°C for high reliability use.




Fig. 2 Example of derating of ECL

1.7 Other Precautions

- (1) Deforming of magazine and carrier
 Since material of plastic magazine and carrier (for ECL flat package) is usually thermal plasticity, they deform at temperature higher than 40 to 50°C and may not perform sufficiently. If burn-in is carried out at users, please use aluminum magazine or other metal fixtures.
- (2) Shock at transportation
 Glass sealed type package is fragile. Usual handling and drop test (JIS C7021 A-8) on individual devices do not cause any problem. However, it devices packed in magazine receive strong shock such as drop shock, devices hit neighbouring devices and packages may be damaged. Therefore, at transportation or loading on/off, be careful not to drop them. Even after devices are mounted on board, IC packages may be damaged if strength of board is not enough and board receives strong deforming stress. Please be careful on strength of board and handling. If any questions rose at using Hitachi products, please feel free to contact closest Hitachi representatives or offices.

2. MOS IC MEMORY

2.1 Prevention of static electricity

Similar to bipolar IC memories, suitable preventive measures should be taken for MOS IC memories by referring to paragraph 1.1.

2.2 Absorption of power source noise

The source current level flowing in the dynamic memory during the time of access is considerably different from that of stand by. Although the current difference is quite effective to save the power consumption, the current spike may be developed into the power source noise. Since all MOS IC memories are, in general, accessed while being refreshed, it is recommended to insert large capacitors (a 10 μ F capacitor for every 9 pieces of 64K-bit HM4864P, for example) as well as a 0.1 μ F capacitor having good high-frequency characteristics for each memory. Needless to say, it is very important to reduce the power circuit impedance when designing.

2.3 Assessment of the memory system design

It is quite effective to obtain the power margin curves (shmoo curve) for evaluating the memory system designs (timing margin or adaptability to the peripheral circuits). Investigate the V_{DD} and access time behaviors by gradually varying their levels, and the ones which are closer to the margine shown by the memory device itself can be judged to be better than others.

2.4 Overhead parity bit

Application of MOS IC static memory especially to microcomputers has been rapidly increasing due to the advantages that MOS static memory is operated by a single 5V power source and refreshing is not required.

There are some cases where all bits are used as the information bit without inclusion of any parity bit by some circuit designing reasons. It is, however, desirable to add parity bits to thoroughly avoid the memory error.

2.5 Use under high electric field

In case MOS IC memories are placed near to high voltage source, the high electric field may cause failures in system operation.

In order to avoid the problem, it is advisable to shield the parts or keep them away enough from the high voltage source.

1. VIEWS ON QUALITY AND RELIABILITY

Basic views on quality in Hitachi are to meet individual users' purchase purpose and quality required, and to be at the satisfied quality level considering general marketability. Quality required by users is specifically clear if the contract specification is provided. If not, quality required is not always definite. In both cases, efforts are made to assure the reliability so that semiconductor devices delivered can perform their ability in actual operating circumstances. To realize the quality in manufacturing process, the key points should be to establish quality control system in the process and to enhance morale for quality. In addition, quality required by users on semiconductor devices are going toward higher level as performance of electronic system in the market is going toward higher one and is expanding size and application fields. To cover the situation, actual bases Hitachi is performing is as follows;

- (1) Build the reliability in design at the stage of new product development.
- (2) Build the quality at the sources of manufacturing process.
- (3) Execute harder the inspection and reliability confirmation of final products.
- (4) Make quality level higher with field data feed back.
- (5) Cooperate with research laboratories for higher quality and reliability.

With the views and methods mentioned above, utmost efforts are made for users' requirements.

2. RELIABILITY DESIGN OF SEMICONDUCTOR DEVICES

2.1 Reliability Targets

Reliability target is the important factor in manufacture and sales as well as performance and price.

It is not practical to rate reliability target with failure rate at the certain common test condition. The reliability target is determined corresponding to character of equipments taking design, manufacture, inner process quality control, screening and test method, etc. into consideration, and considering operating circumstances of equipments the semiconductor device used in, reliability target of system, derating applied in design, operating condition, maintenance, etc.

2.2 Reliability Design

To achieve the reliability required based on reliability targets, timely study and execution of design standardization, device design (include process

design, structure design), design review, reliability test are essential.

(1) Design Standardization

Establishment of design rule, and standardization of parts, material and process are necessary. As for design rule, critical items on quality and reliability are always studied at circuit design, device design, layout design, etc. Therefore, as long as standardized process, material, etc. are used, reliability risk is extremely small even in new development devices only except for in the case special requirements in function needed.

(2) Device Design

It is important for device design to consider total balance of process design, structure design, circuit and layout design. Especially in the case new process and new material are employed, technical study is deeply executed prior to device development.

(3) Reliability Evaluation by Test Site

Test site is sometimes called Test Pattern. It is useful method for design and process reliability evaluation of IC and LSI which have complicated functions.

1. Purposes of Test Site are as follows;

- Making clear about fundamental failure mode
- Analysis of relation between failure mode and manufacturing process condition
- Search for failure mechanism analysis
- Establishment of QC point in manufacturing

2. Effectiveness of evaluation by Test Site are as follows;

- Common fundamental failure mode and failure mechanism in devices can be evaluated.
- Factors dominating failure mode can be picked up, and comparison can be made with process having been experienced in field.
- Able to analyze relation between failure causes and manufacturing factors.
- Easy to run tests.

etc.

2.3 Design Review

Design review is organized method to confirm that design satisfies the performance required including users' and design work follows the specified ways, and whether or not technical improved items accumulated in test data of individual major fields and field data are effectively built in. In addition, from the standpoint of enhancement of competition power of products, the major purpose of design review is to insure quality and reliability of the products. In Hitachi, design review is performed from the planning stage for new products and even

for design changed products. Items discussed and determined at design review are as follows;

- (1) Description of the products based on specified design documents.
- (2) From the standpoint of specialty of individual participants, design documents are studied, and if unclear matter is found, sub program of calculation, experiments, investigation, etc. will be carried out.
- (3) Determine contents of reliability and methods, etc. based on design document and drawing.
- (4) Check process ability of manufacturing line to achieve design goal.
- (5) Discussion about preparation for production.
- (6) Planning and execution of sub-programs for design change proposed by individual specialist, and for tests, experiments and calculation to confirm the design change.
- (7) Reference of past failure experiences with similar devices, confirmation of method to prevent them, and planning and execution of test program for confirmation of them. These study and decision are made using check lists made individually depending on the objects.

3. QUALITY ASSURANCE SYSTEM OF SEMICONDUCTOR DEVICES

3.1 Activity of Quality Assurance

General views of overall quality assurance in Hitachi are as follows;

- (1) Problems in individual process should be solved in the process. Therefore, at final product stage, the potential failure factors have been already removed.
- (2) Feedback of information should be made to insure satisfied level of process ability.
- (3) To assure reliability required as an result of the things mentioned above is the purpose of quality assurance.

The followings are regarding device design, quality approval at mass production, inner process quality control, product inspection and reliability tests.

3.2 Quality Approval

To insure quality and reliability required, quality approval is carried out at trial production stage of device design and mass production stage based on reliability design described at section 2.

The views on quality approval are as follows;




Fig. 1 Flow Chart of Quality Approval

- (1) The third party executes approval objectively from the stand point of customers.
 - (2) Fully consider past failure experiences and information from field.
 - (3) Approval is needed for design change and work change.
 - (4) Intensive approval is executed on parts material and process.
 - (5) Study process ability and fluctuation factor, and set up control points at mass production.
- Considering the views mentioned above, quality approval shown in Fig. 1 is executed.

3.3 Quality and Reliability Control at Mass Production

For quality assurance of products in mass production, quality control is executed with organic division of functions in manufacturing department, quality assurance department, which are major, and other departments related. The total function flow is shown in Fig. 2. The main points are described below.




Fig. 2 Flow Chart of Quality Control in Manufacturing Process

3.3.1 Quality Control of Parts and Material

As tendency toward higher performance and higher reliability of semiconductor devices, is going, importance is increasing in quality control of material and parts, which are crystal, lead frame, fine wire for wire bonding, package, to build products, and materials needed in manufacturing process, which are mask pattern and chemicals. Besides quality approval on parts and materials stated in section 3.2, the incoming inspection is, also, key in quality control of parts and materials. The incoming inspection is performed based on incoming inspection specification following purchase specification and drawing, and sampling inspection is executed based on MIL-STD-105D mainly.

The other activities of quality assurance are as follows;

- (1) Outside Vendor Technical Information Meeting
- (2) Approval on outside vendors, and guidance of outside vendors
- (3) Physical chemical analysis and test

The typical check points of parts and materials are shown in Table 1.

● Table 1 Quality Control Check Points of Material and Parts (Example)

Material, Parts	Important Control Items	Point for Check
Wafer	Appearance	Damage and Contamination on Surface
	Dimension Sheet Resistance Defect Density Crystal Axis	Flatness Resistance Defect Numbers
Mask	Appearance Dimension Restoration Gradation	Defect Numbers, Scratch Dimension Level
		Uniformity of Gradation
Fine Wire for Wire Bonding	Appearance	Contamination, Scratch, Bend, Twist
	Dimension Purity Elongation Ratio	Purity Level Mechanical Strength
Frame	Appearance Dimension Processing Accuracy Plating Mounting Characteristics	Contamination, Scratch Dimension Level
		Bondability, Solderability Heat Resistance
Ceramic Package	Appearance Dimension Leak Resistance Plating Mounting Characteristics Electrical Characteristics Mechanical Strength	Contamination, Scratch Dimension Level Airtightness Bondability, Solderability Heat Resistance
		Mechanical Strength
Plastic	Composition	Characteristics of Plastic Material
	Electrical Characteristics Thermal Characteristics Molding Performance Mounting Characteristics	Molding Performance Mounting Characteristics

3.3.2 Inner Process Quality Control

Inner process quality control is performing very important function in quality assurance of semiconductor devices. The following is description about control of semi-final products, final products, manufacturing facilities, measuring equipments, circumstances and sub materials. The manufacturing inner process quality control is shown in Fig. 3 corresponding to the manufacturing process.

(1) Quality Control of Semi-final Products and Final Products

Potential failure factors of semiconductor devices should be removed preventively in manufacturing process. To achieve it, check points are set-up in each process, and products which have potential failure factor are not transfer to the next process. Especially, for high reliability semiconductor devices, manufacturing line is rigidly selected, and tighter inner process quality control is executed — rigid check in each process and each lot, 100% inspection pointed process to remove failure factor caused by manufacturing fluctuation, and execution of screening needed, such as high temperature aging and temperature cycling. Contents of inner process quality control are as follows;

- Condition control on individual equipments and workers, and sampling check of semi-final products.
- Proposal and carrying-out improvement of work
- Education of workers
- Maintenance and improvement of yield
- Picking-up of quality problems, and execution of countermeasures
- Transfer of information about quality

(2) Quality Control of Manufacturing Facilities and Measuring Equipment

Manufacturing equipments are extraordinary developing as higher performance devices are needed and improvement of production, and are important factors to determine quality and reliability. In Hitachi, automatization of manufacturing equipments are promoted to improve manufacturing fluctuation, and controls are made to maintain prompt operation of high performance equipments and perform the proper function. As for maintenance inspection for quality control, there are daily inspection which is performed daily based on specification related, and periodical inspection which is performed periodically. At the inspection, inspection points listed in the specification are

Quality Assurance of IC Memory

checked one by one not to make any omission. As for adjustment and maintenance of measuring equipments, maintenance number, specification are checked one by one to maintain and improve quality.

(3) Quality Control of Manufacturing Circumstances and Sub-materials

Quality and reliability of semiconductor device is highly affected by manufacturing process. Therefore, the controls of manufacturing circumstances — temperature, humidity, dust — and the control of

submaterials — gas, pure water — used in manufacturing process are intensively executed. Dust control is described in more detail below.

Dust control is essential to realize higher integration and higher reliability of devices. In Hitachi, maintenance and improvement of cleanness in manufacturing site are executed with paying intensive attention on buildings, facilities, air-conditioning systems, materials delivered-in, clothes, work, etc., and periodical inspection on floating dust in room, falling dusts and dirtiness of floor.




Fig. 3 Example of Inner Process Quality Control

3.3.3 Final Product Inspection and Reliability Assurance

(1) Final Product Inspection

Lot inspection is done by quality assurance department for products which were judged as good products in 100% test, which is final process in manufacturing department. Though 100% of good products is expected, sampling inspection is executed to prevent mixture of failed products by

mistake of work, etc. The inspection is executed not only to confirm that the products meet users' requirement, but to consider potential factors. Lot inspection is executed based on MIL-STD-105D.

(2) Reliability Assurance Tests

To assure reliability of semiconductor devices, periodical reliability tests and reliability tests on individual manufacturing lot required by user are performed.




Fig. 4 Process Flow Chart of Field Failure

1. Inspection Method

Compared to conventional core memories, all peripheral circuits such as the decoder circuit, write circuit, read circuit, etc., are contained within the IC memories. As a result, all works of assembling the parts and performing electrical inspection, which had been carried out by core memory manufacturers in the past, have come to be incorporated as works of IC manufacturers. Consequently, the electrical inspection of the memory IC has been faced to a more systematic inspection method and conventional IC inspection facilities have become completely useless. This has led to the development and introduction of a memory tester with pattern generator to generate the inspection pattern of the memory IC at high speed. A function test for such as TTL gates can be performed even by a comparatively simple DC parameter facility. However, when the address input becomes multiplexed as in 16K memory, even the generation of the function test pattern becomes a serious problem. In the memory IC inspection, its quality cannot be judged by only inspecting DC characteristics related to external pins. This is because numbers of transistors, etc., related to the DC characteristics of the pins only amount to 1/1000 of all element numbers within IC memories. The following various address patterns are proposed to inspect whether or not the internal circuits are functioning correctly.

- (1) All "Low", all "High"
- (2) Checker flag
- (3) Stripe pattern
- (4) Marching
- (5) Galloping
- (6) Walking
- (7) Ping-pong

Although there are a lot of address patterns, only representative ones have been listed. These patterns are convenient for checking the mutual interference of bits and sometimes are patterns with maximum power dissipation. Among the above-mentioned patterns, those of (1) to (4) are the so-called N patterns and these patterns are capable of checking IC memories of N bits with several sequences of N at most against the memory IC of N bits. Whereas, those of (5) to (7) are called N² patterns and they need patterns several sequences of N²

A serious problem arises in using the N² patterns in a large-capacity memory, for example, a long period of about 30 minutes becomes necessary to perform inspection of the 16K memory with galloping

pattern. Patterns from (1) (3) are comparatively simple and good methods, but they are not perfect against a failure in the decoder circuit. As the most simple pattern for inspecting the necessary memory function, there is a "Marching" pattern.

2. Marching Pattern

The marching pattern, as its name indicates, is a pattern in which "1"s march into all bits written in "0"s. The addressing method will be explained for a simple 16 bit memory as an example.

- (1) Write "0" for all bits Fig. 1(a)
- (2) Read "0" of 0th address and check that the read data is "0". Hereafter, the meaning of "Read" is "checking and judging the data".
- (3) Write "1" in the 0th address Fig. 1(b)
- (4) Read "0" of 1st address
- (5) Write "1" in 1st address
- (6) Read "0" of nth address
- (7) Write "1" in nth address Fig. 1(c)
- (8) Repeat above procedures (6) and (7) up to the last. Finally, all data will become "1".
- (9) Since all data are "1"s in this condition, replace "0" and "1" after procedure (2) and repeat once more up to procedure (8).

It is understood that 5N address patterns are necessary for the N bit memory in this method.




Fig. 1 Addressing method for 16 bits memory in the Marching pattern

3. Generation of Marching Pattern

The method of generating the marching pattern and displaying failed bits of the memory on the Braun tube will be introduced. Fig. 2 shows the all block diagram. The address pattern is generated by using four synchronous 4 bit counters. All address patterns are shown in Fig. 4. This example, is for 16K bit memory, however, it can be easily understood that A14 which has a half frequency of the maximum address input A13 is the same as the data input.

The A15 signal together with the carrier signal of HD74161 is used to determinine the termination of the sequence.

As shown in Fig 2. In the read and write cycles after cleaning all bits addressing is twice the period of clearing. This switching is performed at the gate of

the binary circuit following the reference pulse generating circuit.




Fig. 2 Marching Pattern Generating Circuit




Fig. 3 Fail Bit Map Display Circuit





Fig. 4 Entire Pulse Relations

Input the output of HD74161 is input to the D/A converter and the output of D/A converter is connected to the oscilloscope to display → X-Y matrix. The output of the comparator circuit is connected to the Z axis and performs luminous intensity modulation. In this way, the fail bit map can be displayed on the CRT. Fig. 5 shows an example checking a voltage margin. By changing the


power voltage V_{BB} , the increase and decrease of the failed bits can be well understood. The operation of the memory can be dynamically understood by displaying its operation on the CRT. The operation of the memory IC is extremely complicated differing from other TTLs, etc.. Its operation is not easy to understand by pulse waveform observation with an ordinary oscilloscope. The fail bit map as shown in Fig. 5 is extremely useful. It is capable of visually understanding the operation of memory IC.




(A)



(B)



(C)



(D)

Fig. 5 Example of 1 bit solid fail

4. Failure Mode

Generally, failure 70% ~ 90% of failures at users are of those called solid failure. This failure mode has no relation with access time, voltage margin and timing, and is not capable of reading from or writing to certain specified bits and is failure fixed to "0" or "1". The convenient checker, previously mentioned as simple tester, is sufficiently capable of detecting such failures. Therefore, with the exception of special cases, it can be considered that the necessity of performing high-precision measurements such as those made by memory IC manufacturers is rare.

In the inspection of memory IC at our company, full inspection under the worst conditions are performed so as to guarantee sufficient operations under all power voltage conditions and timing conditions listed in the data sheet.

An extremely accurate memory tester becomes necessary for performing high-precision inspection with 1ns accuracy. Our company is developing IC memory testers to supply memory ICs with excellent characteristics and quality to users and is establishing the system capable of developing further high-efficiency memory ICs.

APPLICATION OF DYNAMIC RAMS

1. Power On

After turning on power to set the memory circuitry, hold for more than 500 μ s and apply eight or more dummy loads before actuating the memory. The dynamic cycle may be either an ordinary memory cycle or a refresh cycle. When power is turned on, power-on current flows which varies with the rise time of V_{CC} and clock conditions, as shown in Fig. 1. If the rise time is 10 μ s or thereabout, the RAM does not operate dynamically and through-current passes to the internal inverter since the potential at the internal circuitry becomes unstable. Nevertheless, this through-current decreases as the operation of the internal circuitry becomes stable. With all this in mind, rise time of not shorter than 100 μ s is recommended for power-up.




Fig. 1 Relationship between standard value of I_{cc} and V_{cc} during power-up

2. Operation Modes (See Fig. 2)

(1) Read Cycle:

First, decide the X address of the memory cell chosen and start with trailing of \overline{RAS} . When the X address has been held by the internal circuitry, change it to Y address. Then, trail \overline{CAS} to take in the Y address. If the \overline{WE} pin is at high level, output will appear on the Dout pin after a certain time.

(2) Write Cycle:

The input at Din is written in the memory cell when \overline{WE} turns to low level before \overline{CAS} .

(3) Read/Modify/Write Cycle:

During this cycle, \overline{CAS} and, then, \overline{WE} are trailed down to low level so that data is read out from and written in the same address with in the same memory cycle.

(4) Page Mode Cycle:

In this cycle; \overline{CAS} is cyclically moved, after taking in the X address through \overline{RAS} , to scan only the Y address. This permits reading out and writing in only one column data at high speed.




Fig. 2 Operating modes of Dynamic RAMs

2. Data Output

Dout is a TTL-compatible three-state output with two TTL-load fan outs. The output is controlled by the \overline{CAS} signals; it is held while \overline{CAS} is low, while Dout returns to a floating state when \overline{CAS} is high. In the early write cycle, the output becomes a high-impedance one to permit the use as a common I/O terminal.

3. Refreshing

Refreshing is a process of periodical rewriting to make up for the leakage of the charge accumulated in the memory cell. This operation is implemented in the \overline{RAS} only refresh cycle, ordinary read cycle, and so on. Whether 16k- or 64k-bit, all bits can be refreshed by giving a 128-cycle scanning to only the X addresses between A0 and A6. To be more specific, each cycle refreshes 128 bits for the 16k-bit Dynamic RAMs and 512 bits for the 64k-bit RAMs. Especially, the \overline{RAS} only refresh cycle permits such a power-efficient refresh as calls for only approximately 75 percent of the current consumed by the read cycle. With \overline{CAS} fixed at high level, the output is a high-impedance one. The HM4816A has a special function called the hidden refresh which enables holding the output by turning \overline{CAS} to "low" while \overline{RAS} only refresh is on. There are two methods of refreshing: concentrated and deconcentrated refreshing. The former gives a concentrated 128-cycle refresh after operating the memory for a period of 2ms maximum. In contrast, the latter repeats a refreshing cycle every 16 μ s following the initial 16 μ s (=2ms/128) memory operation. A

choice between the two modes calls for a careful consideration about the system's efficiency.

4. Operating Current for Dynamic RAMs

Fig. 3 shows the waveforms of the current applied in various operating modes (HM4864). The mean operating current in each mode equals the value obtained by dividing the integrated result of each waveform by the cycle time. The first peak current in each operating mode appears as a result of the circuit operation during the memory access time. On the other hand, the peak current during standby appear as a result of the precharging operation in each circuit. Having two circuitry operation modes - X and Y. Dynamic RAMs show different peak currents depending upon the operating timing of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. That is, the greatest peak current appears when both X and Y circuits operate simultaneously. The maximum peak current for the HM4864, for example, is approximately 100mA. The current consumed while the memory stands by on the board is expressed in terms of the cycle time dependency shown in Fig. 4. During standby, with a once-in-every $16\mu\text{s}$ refresh, the HM4864 consumes approximately 3mA of current.




Fig. 3 Power supply voltage (HM4864)




Fig. 4 Cycle time dependence of $\overline{\text{RAS}}$ only refresh current (HM4864)

5. Noise

Broadly, noise can be classified into power source noise and input signal noise. With the latter, furthermore, whether it is an overshoot or undershoot must be considered. The overshoot should be

held below the highest input level specified. As to the undershoot, the input-undershoot-induced parasitic transistor effect in the input area is prevented by providing a $-5\text{V } V_{\text{BB}}$ to the three-way power source and a built-in bias circuit on the substrate. Normally, design should be such that the input undershoot does not exceed the minimum value specified for V_{IL} , at worst. The power source noise can be further classed into low-frequency noise and high-frequency noise as shown in Fig. 5. To assure a stable memory operation, the peak-to-peak power supply voltage in the presence of low- or high-frequency noise should be held below 10 percent of its standard level. Overshoot and undershoot can be reduced by inserting a damping resistance of several tens of ohms in Dynamic RAM series. To prevent the power source noise, it is recommended to provide a condenser of $0.1\mu\text{F}$ or so to each one or two devices.




Fig. 5 Power source noise

PROGRAMMING & ERASING OF PROMS

1. PROGRAMMING & ERASING OF EPROM

1.1 Programming

Information is programmed into the memory cell of an EPROM by applying a high voltage to its drain and gate (Fig. 1 and 2). The high voltage at the drain increases the energy of the electrons in the channel area. When the energy becomes high enough, the electrons become what are known as "hot electrons" that are capable of jumping across the oxide film. Pulled by the high voltage at the gate, the hot electrons are admitted into the floating gate. The electric charge entering the floating gate changes the threshold voltage in the memory element, whereby it is stored as new information. When reading out, voltage is applied as shown in Fig. 3, and "1" and "0" are identified by checking whether or not current flows. Since the drain voltage for read-out is set at about 3V, no erroneous writing takes place. When shipped, all bits of the EPROM are held at logic "1" with all electric charge released (with no information programmed in). By changing the logic 1 to logic 0 through the application of the specified waveform and voltage, the necessary information is programmed in. The higher the V_{pp} voltage and the longer the program pulse width t_{pw} , the more will be the quantity of electrons to be programmed in, as shown in Fig. 4. If the V_{pp} exceeds the rated value, such as by overshoot, the p-n junction of the memory may yield to permanent breakdown. To avoid this, check V_{pp} overshoot by the PROM programmer and take all other possible caution. Also with for the negative-voltage-induced noise at other terminals, since it can touch off a parasitic transistor effect and apparently reduce the yield voltage Hitachi's EPROMs are usually capable of being written and erased more than 100 times, although the number of times is not guaranteed because it is difficult to give an exhaustive inspection prior to shipment. At any rate, 100 times is enough since the frequency of reprogramming in practical application rarely exceeds about 10 times.




Fig. 1 Memory transistor circuit symbols




Fig. 2 Cross section of memory transistor




Fig. 3 Reading out stored information





Fig. 4 Typical Programming Characteristics of EPROMs.

1.2 Erasing

Data stored in the EPROM is erased by releasing the electric charge from the floating gate through the exposure of the memory chip to ultraviolet light. Light has an energy that is inversely proportional to its wavelength. Receiving the energy of the ultraviolet light, the electrons in the floating gate are again turned into hot electrons, which jump across the oxide film into the control gate or substrate. As a result of this process, the stored information is erased. Accordingly, the stored information can not be erased by such lights whose wavelengths are too long to give adequate energy to jump over the barrier of the oxide film. For successful erasing, the wavelength and minimum exposure rate of ultraviolet light are specified as 2,537Å and 15W sec/cm² respectively. This condition is attained by exposing a device to an ultraviolet lamp of 12,000μW/cm² 1.2 ~ 3cm away for approximately 20 minutes. The ultraviolet light transmission rate of the transparent lid is about 70 percent. Any contamination or foreign material at the surface of the capsule lowers the transmission rate, prolonging the erasing time. So such contamination should be recovered by use of alcohol or other solvent that does not damage the package. Fig. 5 shows typical erasure characteristics for EPROM.




Fig. 5 Typical Erasing Characteristics

1.3 Data retention characteristic of EPROM

As a result of writing in, approximately 0.5 to 2.0 x 10⁻¹³ coulomb of electrons are accumulated at the floating gate. With the elapse of time, however, these electrons decrease, as a result of which the inversion of stored information can happen. The mechanism of electron dissipation is generally explained as follow:

(1) Data dissipation by heat

The accumulation of electrons at the floating gate is an unbalanced state, so the dissipation of thermally excited electron is unavoidable. Therefore, the data holding time has a close relationship with temperature. Fig. 6 shows typical data retention characteristics. The data retention time is proportional to the reciprocal of absolute temperature.

(2) Data dissipation by ultraviolet light

Ultraviolet rays at a wavelength of not greater than 3,000 ~ 4,000Å is capable of releasing the electric charge stored in the memory of the EPROM with varying efficiencies. Fluorescent light and sunlight contain some ultraviolet rays, so prolonged exposure to these lights can cause data corruption as a result of electric charge dissipation. Fig. 7 shows examples of the data retention time under an ultraviolet eraser, sunlight and fluorescent lighting. But it should be noted that the data for fluorescent light and sunlight are not definite because of their varying ultraviolet ray contents. The ultraviolet ray content in sunlight, for example, varies greatly with seasons, weather and the composition of the atmosphere.




Fig. 6 Typical Data Retention Characteristics




Fig. 7 EPROM's data retention time

(3) Data dissipation by voltage

This type of data dissipation occurs while information is being written in. At other memory cells lying on the same word line or data line as the memory cell being programmed, high voltage can cause the dissipation of stored electric charge. Of course, such defects are removed at the factory by pre-shipment inspection. The programming voltage and pulse width should be always kept within the specified range for the same reason.

1.4 EPROM Programmer

The 16K EPROM Programmer stores the program in its internal RAM and writes the program in the EPROM. For this programming, the minimum of 3 functions, the Blank check function prior to programming, the programming function and the Verify function after programming are necessary. As shown in the drawing, there are also programmers provided with a reverse insertion checking function or pin contact checking function prior to the Blank Check. The outline of each block is as follows.

(a) Pin contact check

In the connection test of the ROM pin and the socket, normally checking is performed by detecting the forward current of each EPROM pin. Care is necessary as this forward biased resistance differs according to products of each company.

(b) Reverse insertion check

This check detects the reverse insertion of the device, places the equipment in reset mode and protects the device and equipment.


(c) Blank check

This check is performed prior to programming and checks whether or not it is an erased EPROM or for preventing EPROM reprogramming. Since the output data in the erased condition are "1" (high level), check whether or not data in EPROM are all "1". It will fail-stop even when 1 bit of "0" (low level). Normally, it is designed to provide warning with a lamp or buzzer.

(d) Programming


The function of programming the data in the internal RAM of the programmer into EPROM and will fail-stop when programming cannot be made. The normal flow is as shown below. The EPROM data will be read out prior to programming and compared with programming data. If they coincide, programming will be skipped and if they differ, programming will be

performed. Then, read out will be made again and compared with the programming data, and if they coincide, it will progress to the next address.



(e) Verify

This function is for checking after programming completion whether or not the programming is correct when comparing with the data in the internal RAM of the programmer and it performs fail-stop when it does not coincide. Normally, when it fails, together with lighting of the fail lamp, the address and data are displayed.



(f) How to input the program

There are the following methods for inputting the program data to the internal RAM of the programmer. Normally, paper tape input and retypewriter input are options.

Method	Content
Copy input	Input by copying the master ROM.
Manual input	Input by the keyswitch of the front panel. Used for correction or revision of program
Paper tape input	Read the paper tape furnished from the host system with the tape reader
Teletypewriter input	Input with the teletypewriter. Preparation, correction and list preparation of the program can be made.

1.5 Handling EPROM

When brought in contact with a charged human body or rubbed with plastics or dry cloth, the glass window of an EPROM generates static electricity which causes device malfunctions. Typical malfunctions are faulty blanking and write margin setting that give a wrong impression that information has been correctly written in. As already reported at the international conferences concerning the reliability of LSI chips, this is due to the prolonged retention of electric charge (resulting from the static electricity) on the glass window. Such malfunctions can be eliminated by neutralizing the charges through the irradiation of ultraviolet rays for a short time. It is recommended to execute reprogramming after this irradiation since it reduces the electric charges in the floating gate, too. The basic countermeasure is to prevent the charging of the window, which can be achieved by the following methods as in the prevention of common static breakdown of ICs.

- (1) Establish a ground for the operator to handle EPROM. Avoid the use of gloves etc. that may develop a static charge.
- (2) Refrain from rubbing the glass window with plastics and other substances that may develop a charge.
- (3) Avoid the use of coolant sprays which contain some ions.
- (4) Use shielding labels (especially those containing conductive substances) that can evenly distribute the established charge.

1.6 Shielding label

When using an EPROM in an environment where ultraviolet exposure can occur, it is advisable to put a shielding label on its glass window to absorb ultraviolet light. Specially prepared shielding labels are

marketed. Metal-loaded labels are particularly effective. In choosing a shielding label, the following points should be carefully checked.

(1) Adhesiveness (mechanical strength)

Avoid repeated attaching and dusting that may reduce the adhesive strength. Ultraviolet erasing and reprogramming are recommended after stripping off an attached label. (When the need arises to change a label, it is advisable to put a new one on the old one since peeling may develop a static charge.)

(2) Allowable temperature range

Use the shielding label in an environment whose temperature falls within the specified allowable temperature range. Beyond the specified temperature range, the paste on the label may harden or stick too fast. When it hardens, the label may come off easily. When it sticks too fast, the paste may remain on the window glass even after the label has been removed.

(3) Damp-proofness

Use the shielding label in an environment whose humidity falls within the specified allowable humidity range. Today there are few shielding labels that can meet all environmental requirements established for the EPROM. So a suitable one must be chosen for each specific application.

MASK ROM PROGRAMMING INSTRUCTION

The writing of the custom program code into the mask ROM is performed by the CAD system using a large-sized computer. You should submit the data of the ROM code in conformity with the specification explained below by either Floppy Disk, EPROM or magnetic tape. In addition, enter your instructions such as the chip select, in the "ROM Specification Identification Sheet" and attach it to the ROM code data.

1. Specification of EPROM

- (1) You should submit the three set of the EPROM stored Data and specify the address of the EPROM in case of the two or four EPROMS.
- (2) The ROM Code data is input from the start address to Final Address in the EPROM.
- (3) Type of EPROM
 HN462716 (2K-word x 8-bit, 2716 Compatible)
 HN462532 (4K-word x 8-bit, TMS2532 Compatible)
 HN462732 (4K-word x 8-bit, 2732 Compatible)
 HN482764 (8K-word x 8-bit, 2764 Compatible)
 HN4827128 (16-K word x 8-bit, 27128 Compatible)

2. Specification of Magnetic Tape

2.1 Use the following type of magnetic tape which can be entered in a magnetic tape device which is compatible with the IBM magnetic tape device.

- (1) Length 2,400 feet, 1,200 feet or 600 feet
- (2) Width 1/2 inch
- (3) Channel 9 channels
- (4) Bit density 800 BPI or 1,600 BPI (Clearly state which it is in the "ROM Specification Identification Sheet".)

2.2 Use the EBCDIC code as the use code.

2.3 Make the format of the magnetic tape as described below.

- (1) No leading tape mark
- (2) No label
- (3) Record size 80 byte/1 record
- (4) Block size 10 records/1 block
- (5) The end of the file should be indicated by 2 successive tape marks (TM).

2.4 Data Mode

2.4.1 HMCS6800 Load Module Mode

This mode is the object mode output from the assembler of HMCS6800.

- (1) Divide the 8 bit code into the upper and lower 4 bit codes and convert each into hexadecimal notation.


(Example) The code of 1100 0110 becomes as follows under binary notation.

(Upper 4 bits)	(Lower 4 bits)	Bit weight
D ₇ D ₆ D ₅ D ₄	D ₃ D ₂ D ₁ D ₀	(ROM output equivalence)
1 1 0 0	0 1 1 0	

- (2) The actual load module mode becomes as shown below.

Header record		
Record Start	5 3	S
Record Type	3 0	0
Byte Count	3 0	0 6
	3 6	
Address Size	3 0	0000
	3 0	
	3 0	
	3 0	
Data	3 4 3 8	48-H
Data	3 4 3 4	44-D
Data	3 5 3 2	52-R
Check Sum	3 1	1B (Check Sum)
	4 2	

Data record		End of file record	
5 3	S	5 3	S
3 1	1	3 9	9
3 1	1.6	3 0	0 3
3 6			
3 1	1100	3 0	0000
3 1			
3 0			
3 0			
3 9	9 8	4 6	FC (Check Sum)
3 8			
3 0	0 2	4 3	
3 2			
4 1	A8 (Check Sum)		
3 8			



Mask ROM Programming Instruction

S0 indicates the head of the file and S9 indicates the end of the file. The actual data enters following S1. It means that the data starts from the address (hexadecimal) indicated in the address size. The address of the address size of the data recorder is

compared with the next data recorder address by counting in increments of 1 byte of the data and checking whether it is sequential or not. The printed example of the HMCS6800 load module mode is as shown below.

Example

Header Record	→ S00B000058204558414D504CB5
Data Record	→ S113F0007EF5587EF7897EFAA77EF9C07EF9C47E24
Data Record	→ S112F010FA657EFA8B7EFAA07EF9DC7EFA247E06
End of File Record	→ S9030000FC


- (3) In case the address is skipped, perform entry into the "ROM Specification Identification Sheet" that the skipped address, and the data (00 or FF) entered into the skipped address by hexadecimal notation.

2.4.2 BNPF Mode

- (1) One word is symbolized by the word start mark B, the bit content represented by 8 characters of P and N, and the BNPF slice composed of successive 10 characters of the work end mark F.
- (2) The contents from F of one BNPF slice up to B of the next BNPF slice are ignored.
(Example) The code of AA by hexadecimal notation is symbolized as shown below.
- (3) It is necessary to designate the bit pattern (BNPF slice) on all ROM addresses. Therefore, the term of the ROM head address of "ROM Specification Identification Sheet" always becomes 0.

B Indicates start of 1 word.
 N Indicates "0" of 1 bit data.
 P Indicates "1" of 1 bit data.
 F Indicates end or 1 word.


Example



3. Specification of Floppy Disk

3.1 Use the following type of Floppy Disk

- (1) Type . 8 Inch Single Sided and Single Density.
- (2) Number of Sector 26
- (3) Number of Track 77



3.2 Use the EBCDIC code as the use code.


3.3 Make the format of the floppy disk as described below.

(1) Composition

No.	Item	Location	
		Track	Sector
1	Standard Volume Label	00	07
2	Standard Head Label	00	08 ~ 26
3	Data Area	01 ~ 73	01 ~ 26
4	Alternat Track	75, 76	01 ~ 26
5	Spare Track	00	01 ~ 06
		74	01 ~ 26


- (2) Record size 80 byte/1 record
- (3) Use the sector as below. Use one sector for one record, that is 80 bytes out of 128 bytes used for one record.

3.4 Data Mode
See 2.4



Mask ROM Development Flowchart

: unuse



DATA SHEETS

MOS STATIC RAM


HM6148H-45, HM6148H-55, HM6148HP-45, HM6148HP-55

1024-word x 4-bit High Speed Static CMOS RAM

FEATURES

- Fast Access Time 45/55ns (max)
- Low Power Standby and Low Power Operation;
Standby: 100 μ W (typ.), Operation: 175mW (typ.)
- Single 5V Supply
- Completely Static RAM: No Clock or Timing Strobe Required
- No Peak Power-On Current
- No Change of t_{ACS} with Short Deselected Time
- Equal Access and Cycle Times
- Directly TTL Compatible; All Inputs and Outputs
- Common Data Input and Output; Three-State Outputs
- Pin-Out Compatible with Intel 2148H

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Ratings	Unit
Terminal Voltage*	V_T	-0.5 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	$^{\circ}$ C
Storage Temperature (Plastic)	T_{stg}	-55 to +125	$^{\circ}$ C
Storage Temperature (Ceramic)	T_{stg}	-65 to +150	$^{\circ}$ C
Storage Temperature**	T_{stg}	-10 to +85	$^{\circ}$ C

* with respect to GND. $V_{IL(max)} = -3.5V$ (Pulse width=20ns)
** under bias

TRUTH TABLE


\overline{CS}	\overline{WE}	Mode	V_{CC} Current	I/O Pin	Reference Cycle
H	X	Not selected	I_{SB}, I_{SB1}	High Z	
L	H	Read	I_{CC}	Dout	Read Cycle 1, 2
L	L	Write	I_{CC}	Din	Write Cycle 1, 2

HM6148H Series




(DG-18)

HM6148HP Series



(DP-18)

PIN ARRANGEMENT



(Top View)

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	—	6.0	V
	V_{IL}	-0.5*	—	0.8	V

* -3.0V (Pulse width 20ns)

■ DC AND OPERATING CHARACTERISTICS[1] ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5V\pm 10\%$, GND=0V)

Parameter	Symbol	Test Conditions	min	typ*	max	Unit
Input Leakage Current	$ I_{L1} $	$V_{CC}=\text{max}$, $V_{in}=\text{GND}$ to V_{CC}	—	—	2.0	μA
Output Leakage Current	$ I_{L0} $	$\overline{\text{CS}}=V_{IH}$, $V_{i/o}=\text{GND}$ to V_{CC}	—	—	2.0	μA
Operating Power Supply Current (1)	I_{CC}	$\overline{\text{CS}}=V_{IL}$, $I_{i/o}=0\text{mA}$	—	35	80	mA
Operating Power Supply Current (2)	I_{CC1}	min. cycle, $\overline{\text{CS}}=V_{IL}$, $I_{i/o}=0\text{mA}$	—	50	100	mA
Standby Power Supply Current (1)	I_{SB}	$\overline{\text{CS}}=V_{IH}$	—	5	20	mA
Standby Power Supply Current(2)	I_{SB1}	$\overline{\text{CS}}\geq V_{CC}-0.2\text{V}$, $V_{IN}\leq 0.2\text{V}$ or $V_{IN}\geq V_{CC}-0.2\text{V}$	—	20	800	μA
Output Low Voltage	V_{OL}	$I_{OL}=8\text{mA}$	—	—	0.4	V
Output High Voltage	V_{OH}	$I_{OH}=-4.0\text{mA}$	2.4	—	—	V

* Typical limits are at $V_{CC}=5.0\text{V}$, $T_a=+25^\circ\text{C}$ and specified loading.

■ CAPACITANCE ($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	C_{in}	$V_{in}=0\text{V}$	3	5	pF
Input/Output Capacitance	$C_{i/o}$	$V_{i/o}=0\text{V}$	5	7	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC}=5V\pm 10\%$, $T_a=0$ to $+70^\circ\text{C}$)

● RISE/FALL TIME

Item	Symbol	min	typ	max	Unit
Input Rise Time	t_r	—	5	100	ns
Input Fall Time	t_f	—	5	100	ns




● AC TEST CONDITIONS

Input pulse levels: GND to 3.0V

Input rise and fall times: 5ns

Input and Output timing reference levels: 1.5V

Output load: See Figure



* Including scope & jig.


AC CHARACTERISTICS ($T_a=0$ to 70°C , $V_{CC}=5\text{V}\pm 10\%$, unless otherwise noted.)

● READ CYCLE


Item	Symbol	HM6148HP-45		HM6148HP-55		Unit
		min	max	min	max	
Read Cycle Time	t_{RC}	45	—	55	—	ns
Address Access Time	t_{AA}	—	45	—	55	ns
Chip Select Access Time	t_{ACS}	—	45	—	55	ns
Output Hold from Address Change	t_{OH}	5	—	5	—	ns
Chip Selection to Output in Low Z	t_{LZ}^*	10	—	10	—	ns
Chip Deselection to Output in High Z	t_{HZ}^*	0	20	0	20	ns
Chip Selection to Power Up Time	t_{PU}	0	—	0	—	ns
Chip Deselection to Power Down Time	t_{PD}	—	30	—	30	ns

* Transition is measured $\pm 500\text{mV}$ from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
At any temperature and voltage condition t_{HZ} max is less than t_{LZ} min.

● TIMING WAVEFORM OF READ CYCLE NO.1 (1)(2)



● TIMING WAVEFORM OF READ CYCLE NO.2 (1)(3)




- Notes) 1. \overline{WE} is High for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address Valid prior to or coincident with \overline{CS} transition Low.

● WRITE CYCLE


Item	Symbol	HM6148H/P-45		HM6148H/P-55		Unit
		min	max	min	max	
Write Cycle Time	t_{WC}	45	—	55	—	ns
Chip Selection to End of Write	t_{CW}	40	—	50	—	ns
Address Valid to End of Write	t_{AW}	40	—	50	—	ns
Address Setup Time	t_{AS}	0	—	0	—	ns
Write Pulse Width	t_{WP}	35	—	40	—	ns
Write Recovery Time	t_{WR}	5	—	5	—	ns
Data Valid to End of Write	t_{DW}	20	—	20	—	ns
Data Hold Time	t_{DH}	0	—	0	—	ns
Write Enabled to Output in High Z*	t_{WZ}	0	15	0	20	ns
Output Active from End of Write*	t_{OW}	0	—	0	—	ns

* Transition is measured ± 500 mV from steady state voltage with Load B.
This parameter is sampled and not 100% tested.

● TIMING WAVEFORM OF WRITE CYCLE NO.1 (\overline{WE} Controlled)




● TIMING WAVEFORM OF WRITE CYCLE NO.2 (\overline{CS} Controlled)




NOTES of Timing Waveform of Write

1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . (t_{WP})
2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, the output buffers remain in a high impedance state.
5. If \overline{CS} is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
6. t_{OW} is the same phase of write data of this write cycle.


SUPPLY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE




ACCESS TIME VS. SUPPLY VOLTAGE




ACCESS TIME VS. AMBIENT TEMPERATURE




ACCESS TIME VS. LOAD CAPACITANCE




SUPPLY CURRENT VS. FREQUENCY




INPUT LOW VOLTAGE VS. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE VS. SUPPLY VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE



STANDBY CURRENT VS. AMBIENT TEMPERATURE



STANDBY CURRENT VS. SUPPLY VOLTAGE





HM6148HPL-45, HM6148HLP-55

1024-word × 4-bit High Speed Static CMOS RAM


■ FEATURES

- Low Power Standby and Low Power Operation; Standby: 5μW (typ.), Operation: 175mW (typ.)
- Fast Access Time: 45/55ns (max)
- Capability of Battery Back Up Operation
- Single 5V Supply
- Completely Static RAM: No Clock or Timing Strobe Required
- No Peak Power-On Current
- No Change of t_{ACS} with Short Deselected Time
- Equal Access and Cycle Time
- Directly TTL Compatible: All Inputs and Outputs
- Three State Output
- Pin-Out Compatible with Intel 2148H

■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Ratings	Unit
Terminal Voltage *	V_T	-0.5 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{op}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Storage Temperature **	T_{stg}	-10 to +85	°C

* with respect to GND. $V_{TL, min} = -3.5V$ (Pulse width = 20ns)

** under bias.

■ TRUTH TABLE

CS	WE	Mode	V_{CC} Current	I/O Pin	Reference Cycle
H	X	Not selected	I_{SB}, I_{SB1}	High Z	
L	H	Read	I_{CC}	Dout	Read Cycle 1, 2
L	L	Write	I_{CC}	Din	Write Cycle 1, 2

RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	—	6.0	V
	V_{IL}	-0.5*	—	0.8	V

* -3.0V (Pulse width 20ns)

DC AND OPERATING CHARACTERISTICS[1] ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5\text{V}\pm 10\%$, $\text{GND}=0\text{V}$)

Parameter	Symbol	Test Conditions	min	typ*	max	Unit
Input Leakage Current	$ I_{L1} $	$V_{CC}=\text{max}$, $V_{in}=\text{GND}$ to V_{CC}	—	—	2.0	μA
Output Leakage Current	$ I_{LO} $	$\overline{\text{CS}}=V_{IH}$, $I_{I/O}=\text{GND}$ to V_{CC}	—	—	2.0	μA
Operating Power Supply Current (1)	I_{CC}	$\overline{\text{CS}}=V_{IL}$, $I_{I/O}=0\text{mA}$	—	35	80	mA
Operating Power Supply Current (2)	I_{CC1}	min. cycle, $\overline{\text{CS}}=V_{IL}$, $I_{I/O}=0\text{mA}$	—	50	100	mA
Standby Power Supply Current (1)	I_{SB}	$\overline{\text{CS}}=V_{IH}$	—	5	20	mA
Standby Power Supply Current (2)	I_{SB1}	$\overline{\text{CS}}\geq V_{CC}-0.2\text{V}$, $V_{IN}\leq 0.2\text{V}$ or $V_{IN}\geq V_{CC}-0.2\text{V}$	—	1	50	μA
Output Low Voltage	V_{OL}	$I_{OL}=8\text{mA}$	—	—	0.4	V
Output High Voltage	V_{OH}	$I_{OH}=-4.0\text{mA}$	2.4	—	—	V

* Typical limits are at $V_{CC}=5.0\text{V}$, $T_a=+25^\circ\text{C}$ and specified loading.

CAPACITANCE ($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	C_{in}	$V_{in}=0\text{V}$	3	5	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O}=0\text{V}$	5	7	pF

Note) This parameter is sampled and not 100% tested.


AC CHARACTERISTICS ($V_{CC}=5\text{V}\pm 10\%$, $T_a=0$ to $+70^\circ\text{C}$)

RISE/FALL TIME

Item	Symbol	min	typ	max	Unit
Input Rise Time	t_r	—	5	100	ns
Input Fall Time	t_f	—	5	100	ns

AC TEST CONDITIONS

- Input pulse levels : GND to 3.0V
- Input rise and fall times : 5ns
- Input and Output timing reference levels : 1.5V
- Output load : See Figure



* Including scope & jig.


AC CHARACTERISTICS ($T_a=0$ to 70°C , $V_{CC}=5\text{V}\pm 10\%$, unless otherwise noted.)

● READ CYCLE


Item	Symbol	HM6148HLP-45		HM6148HLP-55		Unit
		min	max	min	max	
Read Cycle Time	t_{RC}	45	—	55	—	ns
Address Access Time	t_{AA}	—	45	—	55	ns
Chip Select Access Time	t_{ACS}	—	45	—	55	ns
Output Hold from Address Change	t_{OH}	5	—	5	—	ns
Chip Selection to Output in Low Z	t_{LZ}^*	10	—	10	—	ns
Chip Deselection to Output in High Z	t_{HZ}^*	0	20	0	20	ns
Chip Selection to Power Up Time	t_{PU}	0	—	0	—	ns
Chip Deselection to Power Down Time	t_{PD}	—	30	—	30	ns

* Transition is measured $\pm 500\text{mV}$ from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
At any temperature and voltage condition t_{HZ} max is less than t_{LZ} min.

● TIMING WAVEFORM OF READ CYCLE NO.1 ⁽¹⁾⁽²⁾



● TIMING WAVEFORM OF READ CYCLE NO.2 ⁽¹⁾⁽³⁾




- Notes) 1. \overline{WE} is High for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address Valid prior to or coincident with \overline{CS} transition Low.

● WRITE CYCLE


Item	Symbol	HM6148HLP-45		HM6148HLP-55		Unit
		min	max	min	max	
Write Cycle Time	t_{WC}	45	—	55	—	ns
Chip Selection to End of Write	t_{CW}	40	—	50	—	ns
Address Valid to End of Write	t_{AW}	40	—	50	—	ns
Address Setup Time	t_{AS}	0	—	0	—	ns
Write Pulse Width	t_{WP}	35	—	40	—	ns
Write Recovery Time	t_{WR}	5	—	5	—	ns
Data Valid to End of Write	t_{DW}	20	—	20	—	ns
Data Hold Time	t_{DH}	0	—	0	—	ns
Write Enabled to Output in High Z*	t_{WZ}	0	15	0	20	ns
Output Active from End of Write*	t_{OW}	0	—	0	—	ns

* Transition is measured ± 500 mV from high impedance voltage with Load B.
This parameter is sampled and not 100% tested.

● TIMING WAVEFORM OF WRITE CYCLE NO.1 (\overline{WE} Controlled)



● TIMING WAVEFORM OF WRITE CYCLE NO.2 (\overline{CS} Controlled)



Notes of Timing Waveform of Write :


1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . (t_{WP})
2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition, the output buffers remain in a high impedance state.
5. If \overline{CS} is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
6. Dout is the same phase of write data of this write cycle.

LOW V_{CC} DATA RETENTION CHARACTERISTICS (0°C ≤ T_a ≤ 70°C)

Parameter	Symbol	Test Conditions	min	typ	max	Unit
V _{CC} for Data Retention	V _{DR}	CS ≥ V _{CC} - 0.2V V _{in} ≥ V _{CC} - 0.2V or 0V ≤ V _{in} ≤ 0.2V	2.0	—	—	V
Data Retention Current	I _{CCDR}		—	—	30* 20**	μA
Chip Deselect to Data Retention Time	t _{CDR}		0	—	—	ns
Operation Recovery Time	t _R		t _{RC(1)}	—	—	ns

Note) 1. t_{RC}—Read Cycle Time.
 * V_{CC}=3.0V
 ** V_{CC}=2.0V

LOW V_{CC} DATA RETENTION WAVEFORM




HM6147H-35, HM6147H-45, HM6147H-55, HM6147HP-35, HM6147HP-45, HM6147HP-55

4096-word×1-bit High Speed Static CMOS RAM

■FEATURES

- High Speed: Fast Access Time 35ns/45ns/55ns Max.
- Low Power Standby and Low Power Operation, Standby: 100μW typ., Operation: 150mW typ.
- Single 5V Supply and High Density 18 Pin Package
- Completely Static Memory – No Clock nor Timing Strobe Required
- No Peak Power-On Current
- No Change of t_{ACS} with Short Chip Deselect Time
- Equal Access and Cycle Time
- Directly TTL Compatible – All Input and Output
- Separate Data Input and Output: Three State Output
- Plug-In Replacement with Intel 2147H NMOS STATIC RAM


■BLOCK DIAGRAM




■ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin relative to GND	V_T	-3.5* to +7.0	V
DC Output Current	I_o	20	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature (under bias)	$T_{stg(bias)}$	-10 to +85	°C
Storage Temperature (Ceramic)	T_{stg}	-65 to +150	°C
Storage Temperature (Plastic)	T_{stg}	-55 to +125	°C

* Pulse Width 20ns, DC: -0.5V



■PIN ARRANGEMENT



RECOMMENDED DC OPERATING CONDITIONS ($0^{\circ}\text{C} \leq T_a \leq 70^{\circ}\text{C}$)

Parameter	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input High (logic 1) Voltage	V_{IH}	2.0	3.0	6.0	V
Input Low (logic 0) Voltage	V_{IL}	-3.0*	—	0.8	V

* Pulse Width 20ns, DC : -0.5V


DC AND OPERATING CHARACTERISTICS ($0^{\circ}\text{C} \leq T_a \leq 70^{\circ}\text{C}$, $V_{CC}=5\text{V} \pm 10\%$, $\text{GND}=0\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC}=5.5\text{V}$, GND to V_{CC}	—	—	10	μA
Output Leakage Current	$ I_{LO} $	$\overline{\text{CS}}=V_{IH}$, $V_{out}=0\text{V} \sim V_{CC}$	—	—	10	μA
Operating Power Supply Current(1)	I_{CC}	$\overline{\text{CS}}=V_{IL}$, Output open	—	30	80	mA
Operating Power Supply Current(2)	I_{CC1}	$\overline{\text{CS}}=V_{IL}$, Minimum Cycle	—	40	80	mA
Standby Power Supply Current(1)	I_{SB}	$\overline{\text{CS}}=V_{IH}$, $V_{CC}=\text{Min to Max}$	—	8	20	mA
Standby Power Supply Current(2)	I_{SB1}	$\overline{\text{CS}} \geq V_{CC}-0.2\text{V}$, $V_{IN} \leq 0.2\text{V}$ or $V_{IN} \geq V_{CC}-0.2\text{V}$	—	20	800	μA
Output Low Voltage	V_{OL}	$I_{OL}=8\text{mA}$	—	—	0.40	V
Output High Voltage	V_{OH}	$I_{OH}=-4\text{mA}$	2.4	—	—	V


Note) 1. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet minute.
2. Typical limits are at $V_{CC}=5.0\text{V}$, $T_a=25^{\circ}\text{C}$ and specified loading.

AC TEST CONDITIONS

- Input pulse levels: GND to 3.0V
- Input rise and fall times: 5 ns
- Input timing reference levels: 1.5V
- Output load: See Figure
- Output timing reference levels: 1.5V (HM6147H/P-35)
0.8 to 2.0V (HM6147H/P-45/55)



* Including scope & jig capacitance



CAPACITANCE ($T_a=25^{\circ}\text{C}$, $f=1.0\text{MHz}$)

Item	Symbol	Conditions	max	Unit
Input Capacitance	C_{in}	$V_{in}=0\text{V}$	5	pF
Output Capacitance	C_{out}	$V_{out}=0\text{V}$	6	pF


Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($T_a=0^\circ\text{C}$ to 70°C , $V_{CC}=5V\pm 10\%$, unless otherwise noted.)


● READ CYCLE

Parameter	Symbol	HM6147H/P-35		HM6147H/P-45		HM6147H/P-55		Unit	Notes
		min	max	min	max	min	max		
Read Cycle Time	t_{RC}	35	—	45	—	55	—	ns	(1)
Address Access Time	t_{AA}	—	35	—	45	—	55	ns	
Chip Select Access Time	t_{ACS}	—	35	—	45	—	55	ns	
Output Hold from Address Change	t_{OH}	5	—	5	—	5	—	ns	
Chip Selection to Output in Low Z	t_{LZ}	5	—	5	—	5	—	ns	(2), (3), (7)
Chip Deselection to Output in High Z	t_{HZ}	0	30	0	30	0	30	ns	(2), (3), (7)
Chip Selection to Power Up Time	t_{PU}	0	—	0	—	0	—	ns	
Chip Deselection to Power Down Time	t_{PD}	—	20	—	20	—	20	ns	

● TIMING WAVEFORM OF READ CYCLE NO.1 (4) (5)



● TIMING WAVEFORM OF READ CYCLE NO.2 (4) (6)




- Notes:
1. All Read Cycle timings are referenced from last valid address to the first transitioning address.
 2. At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to device.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.
 4. \overline{WE} is high for READ Cycle.
 5. Device is continuously selected, $\overline{CS}=V_{IL}$.
 6. Addresses valid prior to or coincident with \overline{CS} transition low.
 7. This parameter is sampled and not 100% tested.


● WRITE CYCLE

Parameter	Symbol	HM6147H/P-35		HM6147H/P-45		HM6147H/P-55		Unit	Notes
		min	max	min	max	min	max		
Write Cycle Time	t_{WC}	35	—	45	—	55	—	ns	(2)
Chip Selection to End of Write	t_{CW}	35	—	45	—	45	—	ns	
Address Valid to End of Write	t_{AW}	35	—	45	—	45	—	ns	
Address Setup Time	t_{AS}	0	—	0	—	0	—	ns	
Write Pulse Width	t_{WP}	20	—	25	—	30	—	ns	
Write Recovery Time	t_{WR}	0	—	0	—	0	—	ns	
Data Valid to End of Write	t_{DW}	20	—	25	—	25	—	ns	
Data Hold Time	t_{DH}	10	—	10	—	10	—	ns	
Write Enabled to Output in High Z	t_{WZ}	0	20	0	25	0	30	ns	(3), (4)
Output Active from End of Write	t_{OW}	0	—	0	—	0	—	ns	(3), (4)

● TIMING WAVEFORM OF WRITE CYCLE (\overline{WE} Controlled)




● TIMING WAVEFORM OF WRITE CYCLE (\overline{CS} Controlled)




Note) \overline{CS} or \overline{WE} are High for Address Transition

- Notes:
1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance states.
 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.
 4. This parameter is sampled and not 100% tested.


ACCESS TIME VS. SUPPLY VOLTAGE




ACCESS TIME VS. AMBIENT TEMPERATURE




ACCESS TIME VS. LOAD CAPACITANCE




SUPPLY CURRENT VS. FREQUENCY




INPUT LOW VOLTAGE VS. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE VS. SUPPLY VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE




STANDBY CURRENT VS. AMBIENT TEMPERATURE



STANDBY CURRENT VS. SUPPLY VOLTAGE



STANDBY CURRENT VS. INPUT VOLTAGE




HM6147HLP-35, HM6147HLP-45, HM6147HLP-55

4096-word×1-bit High Speed Static CMOS RAM


■ FEATURES

- High Speed: Fast Access Time 35ns/45ns/55ns Max.
- Low Power Standby and Low Power Operation, Standby: 5 μ W typ., Operation: 150mW typ.
- Single 5V Supply and High Density 18 Pin Package
- Completely Static Memory – No Clock nor Timing Strobe Required
- No Peak Power-On Current
- No Change of t_{ACS} with Short Chip Deselect Time
- Equal Access and Cycle Time
- Directly TTL Compatible – All Input and Output
- Separate Data Input and Output: Three State Output
- Plug-In Replacement with Intel 2147H NMOS STATIC RAM
- Capable of Battery Back up Operation




(DP-18)

■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin relative to GND	V_T	-3.5* to +7.0	V
DC Output Current	I_O	20	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature (under bias)	$T_{stg(bias)}$	-10 to +85	°C
Storage Temperature	T_{stg}	-55 to +125	°C

* Pulse Width 20ns. DC: -0.5V

■ RECOMMENDED DC OPERATING CONDITIONS (0°C ≤ T_o ≤ 70°C)

Parameter	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input High (logic 1) Voltage	V_{IH}	2.2	3.0	6.0	V
Input Low (logic 0) Voltage	V_{IL}	-0.5*	—	0.8	V

* V_{IL} min = -3V (Pulse width ≤ 20ns)



DC AND OPERATING CHARACTERISTICS ($0^{\circ}\text{C} \leq T_a \leq 70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $\text{GND} = 0\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC} = 5.5\text{V}$, GND to V_{CC}	—	—	10	μA
Output Leakage Current	$ I_{LO} $	$\overline{\text{CS}} = V_{IH}$, $V_{out} = 0\text{V} \sim V_{CC}$	—	—	10	μA
Operating Power Supply Current(1)	I_{CC}	$\overline{\text{CS}} = V_{IL}$, Output open	—	30	80	mA
Operating Power Supply Current(2)	I_{CC1}	$\overline{\text{CS}} = V_{IL}$, Minimum Cycle	—	40	80	mA
Standby Power Supply Current(1)	I_{SB}	$\overline{\text{CS}} = V_{IH}$, $V_{CC} = \text{Min to Max}$	—	5	15	mA
Standby Power Supply Current(2)	I_{SB1}	$\overline{\text{CS}} \geq V_{CC} - 0.2\text{V}$, $V_{IN} \leq 0.2\text{V}$ or $V_{IN} \geq V_{CC} - 0.2\text{V}$	—	1	100	μA
Output Low Voltage	V_{OL}	$I_{OL} = 8\text{mA}$	—	—	0.40	V
Output High Voltage	V_{OH}	$I_{OH} = -4.0\text{mA}$	2.4	—	—	V

Note) 1. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.
2. Typical limits are at $V_{CC} = 5.0\text{V}$, $T_a = 25^{\circ}\text{C}$ and specified loading.

AC TEST CONDITIONS

- Input pulse levels: GND to 3.0V
- Input rise and fall times: 5 ns
- Input timing reference levels: 1.5V
- Output load: See Figure
- Output timing reference levels:
 1.5V (HM6147HLP-35)
 0.8 to 2.0V (HM6147HLP-45/55)



CAPACITANCE ($T_a = 25^{\circ}\text{C}$, $f = 1.0\text{MHz}$)

Item	Symbol	Conditions	max	Unit
Input Capacitance	C_{in}	$V_{in} = 0\text{V}$	5	pF
Output Capacitance	C_{out}	$V_{out} = 0\text{V}$	6	pF


Note) This parameter is sampled and not 100% tested.

AC CHARACTERISTICS ($T_a = 0^{\circ}\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted.)


READ CYCLE

Parameter	Symbol	HM6147HLP-35		HM6147HLP-45		HM6147HLP-55		Unit	Notes
		min	max	min	max	min	max		
Read Cycle Time	t_{RC}	35	—	45	—	55	—	ns	(1)
Address Access Time	t_{AA}	—	35	—	45	—	55	ns	
Chip Select Access Time	t_{ACS}	—	35	—	45	—	55	ns	
Output Hold from Address Change	t_{OH}	5	—	5	—	5	—	ns	
Chip Selection to Output in Low Z	t_{LZ}	5	—	5	—	5	—	ns	(2), (3), (7)
Chip Deselection to Output in High Z	t_{HZ}	0	30	0	30	0	30	ns	(2), (3), (7)
Chip Selection to Power Up Time	t_{PU}	0	—	0	—	0	—	ns	
Chip Deselection to Power Down Time	t_{PD}	—	20	—	20	—	20	ns	

● TIMING WAVEFORM OF READ CYCLE NO.1 ⁽⁴⁾ ⁽⁵⁾



● TIMING WAVEFORM OF READ CYCLE NO.2 ⁽⁴⁾ ⁽⁶⁾




- Notes:
1. All Read Cycle timings are referenced from last valid address to the first transitioning address.
 2. At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to device.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.
 4. \overline{WE} is high for READ Cycle.
 5. Device is continuously selected, $\overline{CS} = V_{IL}$.
 6. Addresses valid prior to or coincident with \overline{CS} transition low.
 7. This parameter is sampled and not 100% tested.


● WRITE CYCLE

Parameter	Symbol	HM6147HLP-35		HM6147HLP-45		HM6147HLP-55		Unit	Notes
		min	max	min	max	min	max		
Write Cycle Time	t_{WC}	35	—	45	—	55	—	ns	(2)
Chip Selection to End of Write	t_{CW}	35	—	45	—	45	—	ns	
Address Valid to End of Write	t_{AW}	35	—	45	—	45	—	ns	
Address Setup Time	t_{AS}	0	—	0	—	0	—	ns	
Write Pulse Width	t_{WP}	20	—	25	—	30	—	ns	
Write Recovery Time	t_{WR}	0	—	0	—	0	—	ns	
Data Valid to End of Write	t_{DW}	20	—	25	—	25	—	ns	
Data Hold Time	t_{DH}	10	—	10	—	10	—	ns	
Write Enable to Output in High Z	t_{WZ}	0	20	0	25	0	30	ns	(3), (4)
Output Active from End of Write	t_{OW}	0	—	0	—	0	—	ns	(3), (4)

● TIMING WAVEFORM OF WRITE CYCLE (\overline{WE} Controlled)



● TIMING WAVEFORM OF WRITE CYCLE (\overline{CS} Controlled)




- Notes: 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance states.
 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.
 4. This parameter is sampled and not 100% tested.

■ LOW V_{CC} DATA RETENTION CHARACTERISTICS ($T_a = 0^\circ\text{C}$ to $+70^\circ\text{C}$)

Item	Symbol	Test Condition	min	typ	max	Unit
V_{CC} for Data Retention	V_{DR}	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ $V_{IN} \geq V_{CC} - 0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$	2.0	—	—	V
Data Retention Current	I_{CCDR}	$V_{CC} = 3.0\text{V}$, $\overline{CS} \geq 2.8\text{V}$ $V_{IN} \geq 2.8\text{V}$ or $V_{IN} \leq 0.2\text{V}$	—	—	50	μA
Chip Deselect to Data Retention Time	t_{CDR}	See Retention Waveform	0	—	—	ns
Operation Recovery Time	t_R		t_{RC}^*	—	—	ns

* t_{RC} - Read Cycle Time.

● LOW V_{CC} DATA RETENTION WAVEFORM




HM6116-2, HM6116-3, HM6116-4 HM6116P-2, HM6116P-3, HM6116P-4

2048-word × 8-bit High Speed Static CMOS RAM

FEATURES

- Single 5V Supply and High Density 24 Pin Package
- High speed: Fast Access Time 120ns/150ns/200ns (max.)
- Low Power Standby and Standby: 100μW (typ.)
- Low Power Operation Operation: 180mW (typ.)
- Completely Static RAM: No clock or Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Pin Out Compatible with Standard 16K EPROM/MASK ROM
- Equal Access and Cycle Time

FUNCTIONAL BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	V_T	-0.5* to +7.0	V
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature (Plastic)	T_{stg}	-55 to +125	°C
Storage Temperature (Ceramic)	T_{stg}	-65 to +150	°C
Temperature Under Bias	T_{bss}	-10 to +85	°C
Power Dissipation	P_T	1.0	W


* Pulse Width 50ns : -3.5V

TRUTH TABLE

CS	OE	WE	Mode	V_{CC} Current	I/O Pin	Ref. Cycle
H	X	X	Not Selected	I_{SB}, I_{SB1}	High Z	
L	L	H	Read	I_{CC}	Dout	Read Cycle (1)~(3)
L	H	L	Write	I_{CC}	Din	Write Cycle (1)
L	L	L	Write	I_{CC}	Din	Write Cycle (2)



PIN ARRANGEMENT



RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	3.5	6.0	V
	V_{IL}	-3.0*	—	0.8	V

* Pulse Width : 50ns, DC : V_{IL} min = -0.3V

DC AND OPERATING CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $GND=0V$, $T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Conditions	HM6116/P-2			HM6116/P-3/-4			Unit
			min	typ*	max	min	typ*	max	
Input Leakage Current	$ I_{LI} $	$V_{CC}=5.5V$, $V_{in}=GND$ to V_{CC}	—	—	10	—	—	10	μA
Output Leakage Current	$ I_{LO} $	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$, $V_{i,o}=GND$ to V_{CC}	—	—	10	—	—	10	μA
Operating Power Supply Current	I_{CC}	$\overline{CS}=V_{IL}$, $I_{L,o}=0\text{mA}$	—	40	80	—	35	70	mA
	I_{CC1}^{**}	$V_{IH}=3.5V$, $V_{IL}=0.6V$, $I_{L,o}=0\text{mA}$	—	35	—	—	30	—	mA
Average Operating Current	I_{CC2}	Min. cycle, duty=100%	—	40	80	—	35	70	mA
Standby Power Supply Current	I_{SB}	$\overline{CS}=V_{IH}$	—	5	15	—	5	15	mA
	I_{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, $V_{in} \geq V_{CC}-0.2V$ or $V_{in} \leq 0.2V$	—	0.02	2	—	0.02	2	mA
Output Voltage	V_{OL}	$I_{OL}=4\text{mA}$	—	—	0.4	—	—	—	V
		$I_{OL}=2.1\text{mA}$	—	—	—	—	—	0.4	V
	V_{OH}	$I_{OH}=-1.0\text{mA}$	2.4	—	—	2.4	—	—	V

* $V_{CC}=5V$, $T_a=25^\circ\text{C}$

** Reference Only

AC CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $T_a=0$ to $+70^\circ\text{C}$)

● AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V

Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and $C_L = 100\text{pF}$ (including scope and jig)

● READ CYCLE

Item	Symbol	HM6116/P-2		HM6116/P-3		HM6116/P-4		Unit
		min	max	min	max	min	max	
Read Cycle Time	t_{RC}	120	—	150	—	200	—	ns
Address Access Time	t_{AA}	—	120	—	150	—	200	ns
Chip Select Access Time	t_{ACS}	—	120	—	150	—	200	ns
Chip Selection to Output in Low Z	t_{CLZ}	10	—	15	—	15	—	ns
Output Enable to Output Valid	t_{OE}	—	80	—	100	—	120	ns
Output Enable to Output in Low Z	t_{OLZ}	10	—	15	—	15	—	ns
Chip Deselection to Output in High Z	t_{CHZ}	0	40	0	50	0	60	ns
Chip Disable to Output in High Z	t_{ONZ}	0	40	0	50	0	60	ns
Output Hold from Address Change	t_{OH}	10	—	15	—	15	—	ns

● WRITE CYCLE

Item	Symbol	HM6116/P-2		HM6116/P-3		HM6116/P-4		Unit
		min	max	min	max	min	max	
Write Cycle Time	t_{WC}	120	—	150	—	200	—	ns
Chip Selection to End of Write	t_{CW}	70	—	90	—	120	—	ns
Address Valid to End of Write	t_{AW}	105	—	120	—	140	—	ns
Address Set Up Time	t_{AS}	20	—	20	—	20	—	ns
Write Pulse Width	t_{WP}	70	—	90	—	120	—	ns
Write Recovery Time	t_{WR}	5	—	10	—	10	—	ns
Output Disable to Output in High Z	t_{OHZ}	0	40	0	50	0	60	ns
Write to Output in High Z	t_{WHZ}	0	50	0	60	0	60	ns
Data to Write Time Overlap	t_{DW}	35	—	40	—	60	—	ns
Data Hold from Write Time	t_{DH}	5	—	10	—	10	—	ns
Output Active from End of Write	t_{OW}	5	—	10	—	10	—	ns


■ CAPACITANCE ($f=1\text{MHz}$, $T_a=25^\circ\text{C}$)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	C_{in}	$V_{in}=0\text{V}$	3	5	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O}=0\text{V}$	5	7	pF


Note) This parameter is sampled and not 100% tested.

■ TIMING WAVEFORM


● READ CYCLE (1) ⁽¹⁾



● READ CYCLE (2) ⁽¹⁾⁽²⁾⁽⁴⁾




● READ CYCLE (3) ⁽¹⁾⁽³⁾⁽⁴⁾




- NOTES:
1. \overline{WE} is High for Read Cycle.
 2. Device is continuously selected, $\overline{CS} = V_{IL}$.
 3. Address Valid prior to or coincident with \overline{CS} transition Low.
 4. $\overline{OE} = V_{IL}$.

WRITE CYCLE (1)




● WRITE CYCLE (2)⁽⁵⁾




- NOTES:
1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition, output remain in a high impedance state.
 5. \overline{OE} is continuously low. ($\overline{OE} = V_{IL}$)
 6. D_{out} is the same phase of write data of this write cycle.
 7. D_{out} is the read data of next address.
 8. If \overline{CS} is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.


**SUPPLY CURRENT
vs. SUPPLY VOLTAGE**




**SUPPLY CURRENT
vs. AMBIENT TEMPERATURE**




**ACCESS TIME
vs. SUPPLY VOLTAGE**




**ACCESS TIME
vs. AMBIENT TEMPERATURE**




**ACCESS TIME
vs. LOAD CAPACITANCE**




**SUPPLY CURRENT
vs. FREQUENCY**




**LOW INPUT VOLTAGE
vs. SUPPLY VOLTAGE**




**HIGH INPUT VOLTAGE
vs. SUPPLY VOLTAGE**



**OUTPUT CURRENT
vs. OUTPUT VOLTAGE**



**OUTPUT CURRENT
vs. OUTPUT VOLTAGE**





HM6116FP-2, HM6116FP-3, HM6116FP-4

2048-word × 8-bit High Speed Static CMOS RAM


FEATURES

- High Density Small-Sized Package
- Projection Area Reduced to One-Thirds of Conventional DIP
- Thickness Reduced to a Half of Conventional DIP
- Single 5V Supply
- High Speed: Fast Access Time 120ns/150ns/200ns (max.)
- Low Power Standby Standby: 100 μ W (typ.)
- Low Power Operation; Operation: 180mW (typ.)
- Completely Static RAM: No clock nor Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Equal Access and Cycle Time

FUNCTIONAL BLOCK DIAGRAM



PIN ARRANGEMENT



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	V_T	-0.5* to +7.0	V
Operating Temperature	T_{opr}	0 to +70	$^{\circ}$ C
Storage Temperature	T_{stg}	-55 to +125	$^{\circ}$ C
Temperature Under Bias	T_{biss}	-10 to +85	$^{\circ}$ C
Power Dissipation	P_T	1.0	W

*Pulse Width 50ns: -3.5V

TRUTH TABLE

CS	OE	WE	Mode	V_{cc} Current	I/O Pin	Ref. Cycle
H	\times	\times	Not Selected	I_{SB}, I_{SB1}	High Z	
L	L	H	Read	I_{cc}	Dout	Read Cycle(1)-(3)
L	H	L	Write	I_{cc}	Din	Write Cycle(1)
L	L	L	Write	I_{cc}	Din	Write Cycle(2)

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	3.5	6.0	V
	V_{IL}	-3.0^*	—	0.8	V

* Pulse Width: 50ns, DC: V_{IL} min = -0.3V

■ DC AND OPERATING CHARACTERISTICS ($V_{CC}=5\text{V}\pm 10\%$, $\text{GND}=0\text{V}$, $T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Conditions	HM6116FP-2			HM6116FP-3/-4			Unit
			min	typ*	max	min	typ*	max	
Input Leakage Current	I_{LI}	$V_{CC}=5.5\text{V}$, $V_{in}=\text{GND}$ to V_{CC}	—	—	10	—	—	10	μA
Output Leakage Current	I_{LO}	$\overline{\text{CS}}=V_{IH}$ or $\overline{\text{OE}}=V_{IH}$ $V_{LO}=\text{GND}$ to V_{CC}	—	—	10	—	—	10	μA
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}}=V_{IL}$, $I_{LO}=0\text{mA}$	—	40	80	—	35	70	mA
	I_{CC1}^{**}	$V_{IH}=3.5\text{V}$, $V_{IL}=0.6\text{V}$, $I_{LO}=0\text{mA}$	—	35	—	—	30	—	mA
Average Operating Current	I_{CC2}	Min. cycle, duty = 100%	—	40	80	—	35	70	mA
Standby Power Supply Current	I_{SB}	$\overline{\text{CS}}=V_{IH}$	—	5	15	—	5	15	mA
	I_{SB1}	$\overline{\text{CS}}\geq V_{CC}-0.2\text{V}$, $V_{in}\geq V_{CC}$ -0.2V or $V_{in}\leq 0.2\text{V}$	—	0.02	2	—	0.02	2	mA
Output Voltage	V_{OL}	$I_{OL}=4\text{mA}$	—	—	0.4	—	—	—	V
		$I_{OL}=2.1\text{mA}$	—	—	—	—	—	0.4	V
	V_{OH}	$I_{OH}=-1.0\text{mA}$	2.4	—	—	2.4	—	—	V

* $V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$

** Reference Only

■ AC CHARACTERISTICS ($V_{CC}=5\text{V}\pm 10\%$, $T_a=0$ to $+70^\circ\text{C}$)

● AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V

Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and $C_L = 100\text{pF}$ (including scope and jig)

● READ CYCLE

Item	Symbol	HM6116FP-2		HM6116FP-3		HM6116FP-4		Unit
		min	max	min	max	min	max	
Read Cycle Time	t_{RC}	120	—	150	—	200	—	ns
Address Access Time	t_{AA}	—	120	—	150	—	200	ns
Chip Select Access Time	t_{ACS}	—	120	—	150	—	200	ns
Chip Selection to Output in Low Z	t_{CLZ}	10	—	15	—	15	—	ns
Output Enable to Output Valid	t_{OE}	—	80	—	100	—	120	ns
Output Enable to Output in Low Z	t_{OLZ}	10	—	15	—	15	—	ns
Chip Deselection to Output in High Z	t_{CHZ}	0	40	0	50	0	60	ns
Chip Disable to Output in High Z	t_{OHZ}	0	40	0	50	0	60	ns
Output Hold from Address Change	t_{OH}	10	—	15	—	15	—	ns

● WRITE CYCLE

Item	Symbol	HM6116FP-2		HM6116FP-3		HM6116FP-4		Unit
		min	max	min	max	min	max	
Write Cycle Time	t_{wc}	120	—	150	—	200	—	ns
Chip Selection to End of Write	t_{cw}	70	—	90	—	120	—	ns
Address Valid to End of Write	t_{aw}	105	—	120	—	140	—	ns
Address Set Up Time	t_{as}	20	—	20	—	20	—	ns
Write Pulse Width	t_{wp}	70	—	90	—	120	—	ns
Write Recovery Time	t_{wr}	5	—	10	—	10	—	ns
Output Disable to Output in High Z	t_{ohz}	0	40	0	50	0	60	ns
Write to Output in High Z	t_{whz}	0	50	0	60	0	60	ns
Data to Write Time Overlap	t_{dw}	35	—	40	—	60	—	ns
Data Hold from Write Time	t_{dh}	5	—	10	—	10	—	ns
Output Active from End of Write	t_{ow}	5	—	10	—	10	—	ns


■ CAPACITANCE ($f=1\text{MHz}$, $T_a=25^\circ\text{C}$)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	C_{in}	$V_{in}=0\text{V}$	3	5	pF
Input/Output Capacitance	$C_{i/o}$	$V_{i/o}=0\text{V}$	5	7	pF


Note) This parameter is sampled and not 100% tested.

■ TIMING WAVEFORM


● READ CYCLE (1) ⁽¹⁾



● READ CYCLE (2) ⁽¹⁾⁽²⁾⁽⁴⁾




● READ CYCLE (3) ⁽¹⁾⁽³⁾⁽⁴⁾




- NOTES: 1. WE is High for Read Cycle.
 2. Device is continuously selected, $\overline{\text{CS}} = V_{IL}$.
 3. Address Valid prior to or coincident with $\overline{\text{CS}}$ transition Low.
 4. $\overline{\text{OE}} = V_{IL}$.

TIMING WAVEFORM

● WRITE CYCLE (1) ⁽¹⁾




● WRITE CYCLE (2) ⁽⁵⁾




- NOTES:
1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition, output remain in a high impedance state.
 5. \overline{OE} is continuously low. ($\overline{OE} = V_{LL}$)
 6. D_{out} is the same phase of write data of this write cycle.
 7. D_{out} is the read data of next address.
 8. If \overline{CS} is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.


**SUPPLY CURRENT
vs. SUPPLY VOLTAGE**




**SUPPLY CURRENT
vs. AMBIENT TEMPERATURE**




**ACCESS TIME
vs. SUPPLY VOLTAGE**




**ACCESS TIME
vs. AMBIENT TEMPERATURE**



**ACCESS TIME
vs. LOAD CAPACITANCE**



**SUPPLY CURRENT
vs. FREQUENCY**





HM6116LP-2, HM6116LP-3, HM6116LP-4

2048-word × 8-bit High Speed Static CMOS RAM


FEATURES

- Single 5V Supply and High Density 24 Pin Package
- High Speed: Fast Access Time 120ns/150ns/200ns (max.)
- Low Power Standby and Standby: 10μW (typ.)
Low Power Operation; Operation: 160mW (typ.)
- Completely Static RAM: No clock nor Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Pin Out Compatible with Standard 16K EPROM/MASK ROM
- Equal Access and Cycle Time
- Capability of Battery Back up Operation

FUNCTIONAL BLOCK DIAGRAM



PIN ARRANGEMENT



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	V_T	-0.5* to +7.0	V
Operating Temperature	T_{op}	0 to +70	°C
Storage Temperature	T_{sta}	-55 to +125	°C
Temperature Under Bias	T_{vib}	-10 to +85	°C
Power Dissipation	P_T	1.0	W

* Pulse Width 50ns : -3.5V

TRUTH TABLE

CS	OE	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
H	x	x	Not Selected	I_{SB}, I_{SB1}	High Z	
L	L	H	Read	I_{cc}	Dout	Read Cycle (1)~(3)
L	H	L	Write	I_{cc}	Din	Write Cycle (1)
L	L	L	Write	I_{cc}	Din	Write Cycle (2)

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	3.5	6.0	V
	V_{IL}	-3.0*	—	0.8	V

* Pulse Width: 50ns, DC: V_{IL} min = -0.3V

■ DC AND OPERATING CHARACTERISTICS ($V_{CC}=5\text{V} \pm 10\%$, GND=0V, $T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Conditions	HM6116LP-2			HM6116LP-3/-4			Unit
			min	typ*	max	min	typ*	max	
Input Leakage Current	$ I_{LI} $	$V_{CC}=5.5\text{V}$, $V_{in}=\text{GND to } V_{CC}$	—	—	2	—	—	2	μA
Output Leakage Current	$ I_{LO} $	$\overline{\text{CS}}=V_{IH}$ or $\overline{\text{OE}}=V_{IH}$, $V_{I/O}=\text{GND to } V_{CC}$	—	—	2	—	—	2	μA
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}}=V_{IL}$, $I_{I/O}=0\text{mA}$	—	35	70	—	30	60	mA
	I_{CC1}^{**}	$V_{IH}=3.5\text{V}$, $V_{IL}=0.6\text{V}$, $I_{I/O}=0\text{mA}$	—	30	—	—	25	—	mA
Average Operating Current	I_{CC2}	min. cycle, duty = 100%	—	35	70	—	30	60	mA
Standby Power Supply Current	I_{SB}	$\overline{\text{CS}}=V_{IH}$	—	4	12	—	4	12	mA
	I_{SB1}	$\overline{\text{CS}} \geq V_{CC} - 0.2\text{V}$, $V_{in} \geq V_{CC} - 0.2\text{V}$ or $V_{in} \leq 0.2\text{V}$	—	2	50	—	2	50	μA
Output Voltage	V_{OL}	$I_{OL}=4\text{mA}$	—	—	0.4	—	—	—	V
		$I_{OL}=2.1\text{mA}$	—	—	—	—	—	0.4	
	V_{OH}	$I_{OH}=-1.0\text{mA}$	2.4	—	—	2.4	—	—	V

* : $V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$

** : Reference Only

■ AC CHARACTERISTICS ($V_{CC}=5\text{V} \pm 10\%$, $T_a=0$ to $+70^\circ\text{C}$)

● AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V

Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and $C_L = 100\text{pF}$ (including scope and jig)

● READ CYCLE

Item	Symbol	HM6116LP-2		HM6116LP-3		HM6116LP-4		Unit
		min	max	min	max	min	max	
Read Cycle Time	t_{RC}	120	—	150	—	200	—	ns
Address Access Time	t_{AA}	—	120	—	150	—	200	ns
Chip Select Access Time	t_{ACS}	—	120	—	150	—	200	ns
Chip Selection to Output in Low Z	t_{CLZ}	10	—	15	—	15	—	ns
Output Enable to Output Valid	t_{OE}	—	80	—	100	—	120	ns
Output Enable to Output in Low Z	t_{OLZ}	10	—	15	—	15	—	ns
Chip Deselection to Output in High Z	t_{CHZ}	0	40	0	50	0	60	ns
Chip Disable to Output in High Z	t_{OHZ}	0	40	0	50	0	60	ns
Output Hold from Address Change	t_{OH}	10	—	15	—	15	—	ns

● WRITE CYCLE

Item	Symbol	HM6116LP-2		HM6116LP-3		HM6116LP-4		Unit
		min	max	min	max	min	max	
Write Cycle Time	t_{wc}	120	—	150	—	200	—	ns
Chip Selection to End of Write	t_{cw}	70	—	90	—	120	—	ns
Address Valid to End of Write	t_{aw}	105	—	120	—	140	—	ns
Address Set Up Time	t_{as}	20	—	20	—	20	—	ns
Write Pulse Width	t_{wp}	70	—	90	—	120	—	ns
Write Recovery Time	t_{wr}	5	—	10	—	10	—	ns
Output Disable to Output in High Z	t_{ohz}	0	40	0	50	0	60	ns
Write to Output in High Z	t_{whz}	0	50	0	60	0	60	ns
Data to Write Time Overlap	t_{dw}	35	—	40	—	60	—	ns
Data Hold from Write Time	t_{dh}	5	—	10	—	10	—	ns
Output Active from End of Write	t_{ow}	5	—	10	—	10	—	ns


■ CAPACITANCE ($f=1\text{MHz}$, $T_a=25^\circ\text{C}$)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	C_{in}	$V_{in}=0\text{V}$	3	5	pF
Input/Output Capacitance	C_{io}	$V_{io}=0\text{V}$	5	7	pF


Note) This parameter is sampled and not 100% tested.

■ TIMING WAVEFORM


● Read Cycle (1) ⁽¹⁾



● Read Cycle (2) ^{(1), (2), (4)}




● Read Cycle (3) ^{(1), (3), (4)}




- NOTES: 1. \overline{WE} is High for Read Cycle.
 2. Device is continuously selected, $\overline{CS} = V_{IL}$.
 3. Address Valid prior to or coincident with \overline{CS} transition Low.
 4. $\overline{OE} = V_{IL}$.

● Write Cycle (1)



● Write Cycle (2) (5)



- NOTES:
1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE}


5. \overline{OE} is continuously low. ($\overline{OE} = V_{IL}$)
6. D_{out} is the same phase of write data of this write cycle.
7. D_{out} is the read data of next address.
8. If \overline{CS} is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

■ LOW V_{CC} DATA RETENTION CHARACTERISTICS ($T_a = 0$ to $+70^\circ\text{C}$)


Item	Symbol	Test Conditions	min	typ	max	Unit
V_{CC} for Data Retention	V_{DR}	$\overline{CS} \geq V_{CC} - 0.2\text{V}$, $V_{in} \geq V_{CC} - 0.2\text{V}$ or $V_{in} \leq 0.2\text{V}$	2.0	—	—	V
Data Retention Current	I_{CCDR}^*	$V_{CC} = 3.0\text{V}$, $\overline{CS} \geq 2.8\text{V}$, $V_{in} \geq 2.8\text{V}$ or $V_{in} \leq 0.2\text{V}$	—	—	30	μA
Chip Deselect to Data Retention Time	t_{CDR}	See Retention Waveform	0	—	—	ns
Operation Recovery Time	t_R	See Retention Waveform	t_{RC}^{**}	—	—	ns

* $10 \mu\text{A}$ max at $T_a = 0^\circ\text{C}$ to $+40^\circ\text{C}$, V_{IL} min = -0.3V
 ** t_{RC} = Read Cycle Time.


● Low V_{CC} Data Retention Waveform




SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME vs. AMBIENT TEMPERATURE




ACCESS TIME vs. LOAD CAPACITANCE




SUPPLY CURRENT vs. FREQUENCY




LOW INPUT VOLTAGE vs. SUPPLY VOLTAGE




HIGH INPUT VOLTAGE vs. SUPPLY VOLTAGE




OUTPUT CURRENT vs. OUTPUT VOLTAGE




OUTPUT CURRENT vs. OUTPUT VOLTAGE




STANDBY CURRENT vs. AMBIENT TEMPERATURE



STANDBY CURRENT vs. SUPPLY VOLTAGE



**STANDBY CURRENT vs.
INPUT VOLTAGE**




HM6116LFP-2, HM6116LFP-3, HM6116LFP-4


2048-word × 8-bit High Speed Static CMOS RAM

■ FEATURES


- High Density Small-sized Package
- Projection Area Reduced to One-Thirds of Conventional DIP
- Thickness Reduced to a Half of Conventional DIP
- Single 5V Supply
- High Speed: Fast Access Time 120ns/150ns/200ns (max.)
- Low Power Standby and Standby: 10 μ W (typ.)
- Low Power Operation; Operation: 160mW (typ.)
- Completely Static RAM: No Clock nor Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Equal Access and Cycle Time
- Capability of Battery Back up Operation



■ FUNCTIONAL BLOCK DIAGRAM



■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	V_T	-0.5* to +7.0	V
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Temperature Under Bias	T_{bias}	-10 to +85	°C
Power Dissipation	P_T	1.0	W

* Pulse width 50ns : -3.5V

■ TRUTH TABLE

CS	OE	WE	Mode	V _{CC} Current	I/O Pin	Ref. Cycle
H	×	×	Not Selected	I _{SB} , I _{SB1}	High Z	
L	L	H	Read	I _{CC}	Dout	Read Cycle (1)~(3)
L	H	L	Write	I _{CC}	Din	Write Cycle (1)
L	L	L	Write	I _{CC}	Din	Write Cycle (2)

■ RECOMMENDED DC OPERATING CONDITIONS (Ta=0 to +70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V _{IH}	2.2	3.5	6.0	V
	V _{IL}	-3.0*	—	0.8	V

* Pulse Width: 50ns, DC: V_{IL} min = -0.3V.

■ DC AND OPERATING CHARACTERISTICS (V_{CC}=5V±10%, GND=0V, Ta=0 to +70°C)

Item	Symbol	Test Conditions	HM6116LFP-2			HM6116LFP-3/-4			Unit
			min	typ*	max	min	typ*	max	
Input Leakage Current	I _{LI}	V _{CC} =5.5V, V _{IO} =GND to V _{CC}	—	—	2	—	—	2	μA
Output Leakage Current	I _{LO}	CS = V _{IH} or OE = V _{IH} , V _{IO} = GND to V _{CC}	—	—	2	—	—	2	μA
Operating Power Supply Current	I _{CC}	CS = V _{IL} , I _{IO} = 0mA	—	35	70	—	30	60	mA
	I _{CC1} **	V _{IH} = 3.5V, V _{IL} = 0.6V, I _{IO} = 0mA	—	30	—	—	25	—	mA
Average Operating Current	I _{CC2}	Min cycle, duty = 100%	—	35	70	—	30	60	mA
Standby Power Supply Current	I _{SB}	CS = V _{IH}	—	4	12	—	4	12	mA
	I _{SB1}	CS ≥ V _{CC} - 0.2V, V _{IO} ≥ V _{CC} - 0.2V or V _{IO} ≤ 0.2V	—	2	50	—	2	50	μA
Output Voltage	V _{OL}	I _{OL} = 4mA	—	—	0.4	—	—	—	V
		I _{OL} = 2.1mA	—	—	—	—	—	0.4	V
	V _{OH}	I _{OH} = -1.0mA	2.4	—	—	2.4	—	—	V

* : V_{CC} = 5V, Ta = 25°C

** : Reference Only

■ AC CHARACTERISTICS (V_{CC}=5V±10%, Ta=0 to +70°C)

● AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V

Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and C_L = 100pF (including scope and jig)

● READ CYCLE

Item	Symbol	HM6116LFP-2		HM6116LFP-3		HM6116LFP-4		Unit
		min	max	min	max	min	max	
Read Cycle Time	t _{RC}	120	—	150	—	200	—	ns
Address Access Time	t _{AA}	—	120	—	150	—	200	ns
Chip Select Access Time	t _{ACS}	—	120	—	150	—	200	ns
Chip Selection to Output in Low Z	t _{CLZ}	10	—	15	—	15	—	ns
Output Enable to Output Valid	t _{OE}	—	80	—	100	—	120	ns
Output Enable to Output in Low Z	t _{OLZ}	10	—	15	—	15	—	ns
Chip deselection to Output in High Z	t _{CHZ}	0	40	0	50	0	60	ns
Chip Disable to Output in High Z	t _{DHZ}	0	40	0	50	0	60	ns
Output Hold from Address Change	t _{OH}	10	—	15	—	15	—	ns

● WRITE CYCLE

Item	Symbol	HM6116LFP-2		HM6116LFP-3		HM6116LFP-4		Unit
		min	max	min	max	min	max	
Write Cycle Time	t_{WC}	120	—	150	—	200	—	ns
Chip Selection to End of Write	t_{CW}	70	—	90	—	120	—	ns
Address Valid to End of Write	t_{AW}	105	—	120	—	140	—	ns
Address Set Up Time	t_{AS}	20	—	20	—	20	—	ns
Write Pulse Width	t_{WP}	70	—	90	—	120	—	ns
Write Recovery Time	t_{WR}	5	—	10	—	10	—	ns
Output Disable to Output in High Z	t_{OHZ}	0	40	0	50	0	60	ns
Write to Output in High Z	t_{WHZ}	0	50	0	60	0	60	ns
Data to Write Time Overlap	t_{DW}	35	—	40	—	60	—	ns
Data Hold from Write Time	t_{DH}	5	—	10	—	10	—	ns
Output Active from End of Write	t_{OW}	5	—	10	—	10	—	ns


■ CAPACITANCE ($f=1\text{MHz}$, $T_a=25^\circ\text{C}$)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	C_{in}	$V_{in}=0\text{V}$	3	5	pF
Input/Output Capacitance	C_{i-o}	$V_{i-o}=0\text{V}$	5	7	pF


Note) This parameter is sampled and not 100% tested.

■ TIMING WAVEFORM


● READ CYCLE (1) ⁽¹⁾



● READ CYCLE (2) ^{(1) (2) (4)}




● READ CYCLE (3) ^{(1) (3) (4)}




- NOTES:
1. \overline{WE} is High for Read Cycle
 2. Device is continuously selected, $\overline{CS} = V_{IL}$
 3. Address Valid prior to or coincident with \overline{CS} transition Low.
 4. $\overline{OE} = V_{IL}$.

● WRITE CYCLE (1)



● WRITE CYCLE (2) (5)




- NOTES: 1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition, output remain in a high impedance state.
 5. \overline{OE} is continuously low. ($\overline{OE} = V_{IL}$)
 6. D_{out} is the same phase of write data of this write cycle.
 7. D_{out} is the read data of next address.
 8. If \overline{CS} is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

■ LOW V_{CC} DATA RETENTION CHARACTERISTICS ($T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Conditions	min	typ	max	Unit
V_{CC} for Data Retention	V_{DR}	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ $V_{IN} \geq V_{CC} - 0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$	2.0	—	—	V
Data Retention Current	I_{CCDR}^*	$V_{CC} = 3.0\text{V}$, $\overline{CS} \geq 2.8\text{V}$ $V_{IN} \geq 2.8\text{V}$ or $V_{IN} \leq 0.2\text{V}$	—	—	30	μA
Chip Deselect to Data Retention Time	t_{CDR}	See Retention Waveform	0	—	—	ns
Operation Recovery Time	t_R	See Retention Waveform	** t_{RC}	—	—	ns

* V_{IL} min = -0.3V , $10\mu\text{A}$ max (at $T_a=0$ to $+40^\circ\text{C}$)
 ** t_{RC} - Read Cycle Time.

● Low V_{CC} DATA RETENTION WAVEFORM




HM6116AP-12, HM6116AP-15, HM6116AP-20, HM6116ASP-12, HM6116ASP-15, HM6116ASP-20

2048-word × 8-bit High Speed Static CMOS RAM

■ FURTURES

- High speed: Fast Access Time 120ns/150ns/200ns (max.)
- Low Power Standby and Standby: 100 μ W (typ.)
Low Power Operation Operation: 15mW (typ.) (f = 1MHz)
- Single 5V Supply and High Density 24 Pin Package
- Completely Static RAM: No clock or Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Pin Out Compatible with Standard 16K EPROM/MASK ROM
- Equal Access and Cycle Time

■ FUNCTIONAL BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	V_T	-0.5* to +7.0	V
Operating Temperature	T_{op}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Temperature Under Bias	$T_{b,ss}$	-10 to +85	°C
Power Dissipation	P_T	1.0	W


* Pulse Width 50ns : -3.5V

■ TRUTH TABLE

CS	OE	WE	Mode	V_{cc} Current	I/O Pin	Ref. Cycle
H	x	x	Not Selected	I_{SB}, I_{SB1}	High Z	
L	L	H	Read	I_{cc}	Dout	Read Cycle (1)~(3)
L	H	L	Write	I_{cc}	Din	Write Cycle (1)
L	L	L	Write	I_{cc}	Din	Write Cycle (2)



■ PIN ARRANGEMENT



■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	3.5	6.0	V
	V_{IL}	-3.0*	—	0.8	V

* Pulse Width : 50ns, DC : V_{IL} min - 0.3V

■ DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, GND = 0V, $T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Condition	HM6116AP/ ASP-12			HM6116AP/ ASP-15			HM6116AP/ ASP-20			Unit
			min	typ*	max	min	typ*	max	min	typ*	max	
Input Leakage Current	$ I_{LI} $	$V_{CC}=5.5V, V_{in}=GND$ to V_{CC}	—	—	2	—	—	2	—	—	2	μA
Output Leakage Current	$ I_{LO} $	$\overline{CS}=V_{IH}$ or $OE=V_{IH}$, $V_{I/O}=GND$ to V_{CC}	—	—	2	—	—	2	—	—	2	μA
Operating Power Supply Current	I_{CC}	$\overline{CS}=V_{IL}, I_{I/O}=0\text{mA}$ $V_{in}=V_{IH}$ or V_{IL}	—	5	15	—	5	15	—	5	15	mA
	I_{CC1}	$V_{IH}=V_{CC}, V_{IL}=0V$, $\overline{CS}=V_{IL}$, $I_{I/O}=0\text{mA}, f=1\text{MHz}$	—	3	6	—	3	6	—	3	6	mA
Average Operating Current	I_{CC2}	min. cycle, duty = 100%	—	35	60	—	25	45	—	20	35	mA
Standby Power Supply Current	I_{SB}	$\overline{CS}=V_{IH}$	—	1	4	—	1	4	—	1	4	mA
	I_{SB1}	$\overline{CS} \geq V_{CC} - 0.2V$	—	0.02	2	—	0.02	2	—	0.02	2	mA
Output Voltage	V_{OL}	$I_{OL}=4\text{mA}$	—	—	0.4	—	—	0.4	—	—	0.4	V
	V_{OH}	$I_{OH}=-1.0\text{mA}$	2.4	—	—	2.4	—	—	2.4	—	—	V

* $V_{CC}=5V, T_a=25^\circ\text{C}$

■ AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to $+70^\circ\text{C}$)

● AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V

Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and $C_L = 100\text{pF}$ (including scope and jig)

● READ CYCLE

Item	Symbol	HM6116AP/ ASP-12		HM6116AP/ ASP-15		HM6116AP/ ASP-20		Unit
		min	max	min	max	min	max	
Read Cycle Time	t_{RC}	120	—	150	—	200	—	ns
Address Access Time	t_{AA}	—	120	—	150	—	200	ns
Chip Select Access Time	t_{ACS}	—	120	—	150	—	200	ns
Chip Selection to Output in Low Z	t_{CLZ}	10	—	10	—	10	—	ns
Output Enable to Output Valid	t_{OE}	—	55	—	60	—	70	ns
Output Enable to Output in Low Z	t_{OLZ}	10	—	10	—	10	—	ns
Chip Deselection to Output in High Z	t_{CHZ}	0	40	0	50	0	60	ns
Chip Disable to Output in High Z	t_{OHZ}	0	40	0	50	0	60	ns
Output Hold from Address Change	t_{OH}	10	—	15	—	20	—	ns

● WRITE CYCLE

Item	Symbol	HM6116AP/. ASP-12		HM6116AP/ ASP-15		HM6116AP/ ASP-20		Unit
		min	max	min	max	min	max	
Write Cycle Time	t_{WC}	120	—	150	—	200	—	ns
Chip Selection to End of Write	t_{CW}	70	—	90	—	120	—	ns
Address Valid to End of Write	t_{AW}	105	—	120	—	140	—	ns
Address Set Up Time	t_{AS}	0	—	0	—	0	—	ns
Write Pulse Width	t_{WP}	70	—	80	—	100	—	ns
Write Recovery Time	t_{WR}	0	—	0	—	0	—	ns
Output Disable to Output in High Z	t_{OHZ}	0	40	0	50	0	60	ns
Write to Output in High Z	t_{WHZ}	0	35	0	40	0	50	ns
Data to Write Time Overlap	t_{DW}	35	—	40	—	50	—	ns
Data Hold from Write Time	t_{DH}	0	—	0	—	0	—	ns
Output Active from End of Write	t_{OW}	10	—	10	—	10	—	ns


■ CAPACITANCE ($f=1\text{MHz}$, $T_a=25^\circ\text{C}$)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	$C_{i\cdot}$	$V_{i\cdot}=0\text{V}$	3	5	pF
Input/Output Capacitance	$C_{i/o}$	$V_{i/o}=0\text{V}$	5	7	pF


Note) This parameter is sampled and not 100% tested.

■ TIMING WAVEFORM


● READ CYCLE (1) ⁽¹⁾



● READ CYCLE (2) ⁽¹⁾⁽²⁾⁽⁴⁾




● READ CYCLE (3) ⁽¹⁾⁽²⁾⁽⁴⁾




- NOTES: 1. \overline{WE} is High for Read Cycle.
 2. Device is continuously selected, $\overline{CS} = V_{IL}$.
 3. Address Valid prior to or coincident with \overline{CS} transition Low.
 4. $\overline{OE} = V_{IL}$.

● WRITE CYCLE (1)




● WRITE CYCLE (2) ⁽⁵⁾




- NOTES:
1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition, output remain in a high impedance state.
 5. \overline{OE} is continuously low. ($\overline{OE} = V_{IL}$)
 6. D_{out} is the same phase of write data of this write cycle.
 7. D_{out} is the read data of next address.
 8. If \overline{CS} is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.


INPUT LOW VOLTAGE VS. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE VS. SUPPLY VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE




STANDBY CURRENT VS. AMBIENT TEMPERATURE




STANDBY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE




ACCESS TIME VS. SUPPLY VOLTAGE




ACCESS TIME VS. AMBIENT TEMPERATURE




ACCESS TIME VS. LOAD CAPACITANCE



SUPPLY CURRENT VS. FREQUENCY



OPERATING SUPPLY CURRENT VS. INPUT VOLTAGE




HM6116ALP-12, HM6116ALP-15, HM6116ALP-20, HM6116ALSP-12, HM6116ALSP-15, HM6116ALSP-20

2048-word × 8-bit High Speed Static CMOS RAM

■ FEATURES

- High Speed: Fast Access Time 120ns/150ns/200ns (max.)
- Low Power Standby and Standby: 5μW (typ.)
- Low Power Operation; Operation: 10mW (typ.) (f = 1MHz)
- Capability of Battery Back up Operation
- Single 5V Supply and High Density 24 Pin Package
- Completely Static RAM: No clock nor Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Pin Out Compatible with Standard 16K EPROM/MASK ROM
- Equal Access and Cycle Time

■ FUNCTIONAL BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	V_T	-0.5* to +7.0	V
Operating Temperature	T_{op}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Temperature Under Bias	T_{mb}	-10 to +85	°C
Power Dissipation	P_T	1.0	W

* Pulse Width 50ns : -3.5V

■ TRUTH TABLE


CS	OE	WE	Mode	V_{CC} Current	I/O Pin	Ref. Cycle
H	×	×	Not Selected	I_{SB}, I_{SB1}	High Z	
L	L	H	Read	I_{CC}	Dout	Read Cycle (1)~(3)
L	H	L	Write	I_{CC}	Din	Write Cycle (1)
L	L	L	Write	I_{CC}	Din	Write Cycle (2)

HM6116ALP Series




(DP-24)

HM6116ALSP Series



(DP-24N)

■ PIN ARRANGEMENT



■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	3.5	6.0	V
	V_{IL}	-3.0*	—	0.8	V

* Pulse Width: 50ns, DC: V_{IL} min = -0.3V

■ DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, GND = 0V, $T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Condition	HM6116ALP/ ALSP-12			HM6116ALP/ ALSP-15			HM6116ALP/ ALSP-20			Unit
			min	typ*	max	min	typ*	max	min	typ*	max	
Input Leakage Current	$ I_{LI} $	$V_{CC}=5.5V$, $V_{in}=\text{GND}$ to V_{CC}	-	-	2	-	-	2	-	-	2	μA
Output Leakage Current	I_{LO}	$\overline{\text{CS}}=V_{IH}$ or $\text{OE}=V_{IH}$, $V_{I/O}=\text{GND}$ to V_{CC}	-	-	2	-	-	2	-	-	2	μA
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}}=V_{IL}$, $I_{I/O}=0\text{mA}$ $V_{in}=V_{IH}$ or V_{IL}	-	4	12	-	4	12	-	4	12	mA
	I_{CC1}	$V_{IH}=V_{CC}$, $V_{IL}=0V$ $\overline{\text{CS}}=V_{IL}$, $I_{I/O}=0\text{mA}$, $f=1\text{MHz}$	-	2	5	-	2	5	-	2	5	mA
Average Operating Current	I_{CC2}	min. cycle, duty = 100%	-	30	50	-	20	40	-	15	30	mA
Standby Power Supply Current	I_{SB}	$\overline{\text{CS}}=V_{IH}$	-	0.5	3	-	0.5	3	-	0.5	3	mA
	I_{SB1}	$\overline{\text{CS}} \geq V_{CC} - 0.2V$	-	1	50	-	1	50	-	1	50	μA
Output Voltage	V_{OL}	$I_{OL}=4\text{mA}$	-	-	0.4	-	-	0.4	-	-	0.4	V
	V_{OH}	$I_{OH}=-1.0\text{mA}$	2.4	-	-	2.4	-	-	2.4	-	-	V

* $V_{CC}=5V$, $T_a=25^\circ\text{C}$

■ AC CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $T_a=0$ to $+70^\circ\text{C}$)

● AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V

Input Rise and Fall Times: 10 ns

Input and Output Timing Reference Levels: 1.5V

Output Load: 1TTL Gate and $C_L = 100\text{pF}$ (including scope and jig)

● READ CYCLE

Item	Symbol	HM6116ALP/ ALSP-12		HM6116ALP/ ALSP-15		HM6116ALP/ ALSP-20		Unit
		min	max	min	max	min	max	
Read Cycle Time	t_{RC}	120	-	150	-	200	-	ns
Address Access Time	t_{AA}	-	120	-	150	-	200	ns
Chip Select Access Time	t_{ACS}	-	120	-	150	-	200	ns
Chip Selection to Output in Low Z	t_{CLZ}	10	-	10	-	10	-	ns
Output Enable to Output Valid	t_{OE}	-	55	-	60	-	70	ns
Output Enable to Output in Low Z	t_{OLZ}	10	-	10	-	10	-	ns
Chip Deselection to Output in High Z	t_{CHZ}	0	40	0	50	0	60	ns
Chip Disable to Output in High Z	t_{OHZ}	0	40	0	50	0	60	ns
Output Hold from Address Change	t_{OH}	10	-	15	-	20	-	ns

HM6116ALP-12, HM6116ALP-15, HM6116ALP-20
 HM6116ALSP-12, HM6116ALSP-15, HM6116ALSP-20

● WRITE CYCLE

Item	Symbol	HM6116ALP/ ALSP-12		HM6116ALP/ ALSP-15		HM6116ALP/ ALSP-20		Unit
		min	max	min	max	min	max	
Write Cycle Time	t_{WC}	120	—	150	—	200	—	ns
Chip Selection to End of Write	t_{CW}	70	—	90	—	120	—	ns
Address Valid to End of Write	t_{AW}	105	—	120	—	140	—	ns
Address Set Up Time	t_{AS}	0	—	0	—	0	—	ns
Write Pulse Width	t_{WP}	70	—	80	—	100	—	ns
Write Recovery Time	t_{WR}	0	—	0	—	0	—	ns
Output Disable to Output in High Z	t_{OHZ}	0	40	0	50	0	60	ns
Write to Output in High Z	t_{WOH}	0	35	0	40	0	50	ns
Data to Write Time Overlap	t_{DW}	35	—	40	—	50	—	ns
Data Hold from Write Time	t_{DH}	0	—	0	—	0	—	ns
Output Active from End of Write	t_{OW}	10	—	10	—	10	—	ns


■ CAPACITANCE ($f = 1\text{MHz}$, $T_a = 25^\circ\text{C}$)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	$C_{i.}$	$V_{i.} = 0\text{V}$	3	5	pF
Input/Output Capacitance	$C_{i.o}$	$V_{i.o} = 0\text{V}$	5	7	pF

Note) This parameter is sampled and not 100% tested.


■ TIMING WAVEFORM

● Read Cycle (1)




● Read Cycle (2)

[1], [2], [4]




● Read Cycle (3)

[1], [3], [4]




- NOTES: 1. \overline{WE} is High for Read Cycle.
 2. Device is continuously selected, $\overline{CS} = V_{IL}$.
 3. Address Valid prior to or coincident with \overline{CS} transition Low.
 4. $\overline{OE} = V_{IL}$.

● Write Cycle (1)



● Write Cycle (2)



- NOTES:
1. A write occurs during the overlap (t_{WP}) of a low CS and a low WE.
 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 4. If the CS low transition occurs simultaneously with the WE low transitions or after the WE


5. OE is continuously low. ($\overline{OE} = V_{IL}$)
6. D_{out} is the same phase of write data of this write cycle.
7. D_{out} is the read data of next address.
8. If CS is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

■ LOW V_{CC} DATA RETENTION CHARACTERISTICS ($T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Conditions	min	typ	max	Unit
V_{CC} for Data Retention	V_{DR}	$\overline{CS} \geq V_{CC} - 0.2\text{V}$	2.0	—	—	V
Data Retention Current	I_{CCDR}^*	$V_{CC} = 3.0\text{V}, \overline{CS} \geq 2.8\text{V}$	—	—	30	μA
Chip Deselect to Data Retention Time	t_{CDR}	See Retention Waveform	0	—	—	ns
Operation Recovery Time	t_R	See Retention Waveform	t_{RC}^{**}	—	—	ns

* $10 \mu\text{A}$ max at $T_a = 0^\circ\text{C}$ to $+40^\circ\text{C}$. V_{IL} min = -0.3V
 ** t_{RC} - Read Cycle Time.

● Low V_{CC} Data Retention Waveform




HM6168H-45, HM6168H-55, HM6168H-70, HM6168HP-45, HM6168HP-55, HM6168HP-70

4096-word × 4-bit High Speed Static CMOS RAM

■ FEATURES

- High Speed: Fast Access Time 45/55/70 ns (max.)
- Single +5V Supply and High Density 20 Pin Package
- Low Power Standby and Low Power Operation;
100μW typ. (Standby), 200mW typ. (Operation)
- Completely Static Memory
No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Directly TTL Compatible – All Inputs and Outputs


■ FUNCTIONAL BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	V_{IN}	-3.5* to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature (Ceramic)	T_{stg}	-65 to +150	°C
Storage Temperature (Plastic)	T_{stg}	-55 to +125	°C
Temperature under Bias	T_{bias}	-10 to +85	°C

* Pulse Width 20ns, DC - -0.5V



■ PIN ARRANGEMENT



(Top View)

■ TRUTH TABLE

\overline{CS}	\overline{WE}	Mode	V_{CC} Current	I/O Pin	Reference Cycle
H	X	Not selected	I_{SB}, I_{SB1}	High Z	
L	H	Read	I_{CC}	Dout	Read Cycle 1, 2
L	L	Write	I_{CC}	Din	Write Cycle 1, 2

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	-	6.0	V
	V_{IL}	-3.0*	-	0.8	V

* Pulse width; 20 ns, DC; V_{IL} min = -0.5V

■ DC AND OPERATING CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, GND=0V, $T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC}=5.5V, V_{in}=\text{GND to } V_{CC}$	-	-	2.0	μA
Output Leakage Current	$ I_{LO} $	$\overline{CS}=V_{IH}, V_{I/O}=\text{GND to } V_{CC}$	-	-	2.0	μA
Operating Power Supply Current	I_{CC}	$\overline{CS}=V_{IL}, I_{I/O}=0\text{mA}$	-	40	90	mA
Standby Power Supply Current	I_{SB}	$\overline{CS}=V_{IH}$	-	15	25	mA
Standby Power Supply Current(1)	I_{SB1}	$\overline{CS}=V_{CC}-0.2V, V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC}-0.2V$	-	0.02	2.0	mA
Output Low Voltage	V_{OL}	$I_{OL}=8\text{mA}$	-	-	0.4	V
Output High Voltage	V_{OH}	$I_{OH}=-4\text{mA}$	2.4	-	-	V

Note: Typical limits are at $V_{CC}=5.0V, T_a=25^\circ\text{C}$ and specified loading.

■ CAPACITANCE ($T_a=25^\circ\text{C}, f=1\text{MHz}$)


Item	Symbol	Test Conditions	min	max	Unit
Input Capacitance	C_{in}	$V_{IN}=0V$	-	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O}=0V$	-	8	pF

Note: This parameters are sampled and not 100% tested.


■ AC CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $T_a=0$ to $+70^\circ\text{C}$, unless otherwise noted.)

● AC TEST CONDITION

- Input pulse levels: GND to 3.0V
- Input rise and fall times: 5ns
- Input and Output timing reference levels: 1.5V
- Output load: See Figure



Output Load (A)



Output Load (B)


* Including scope and jig. (for $t_{HZ}, t_{LZ}, t_{WZ}, t_{OW}$)

● READ CYCLE


Item	Symbol	HM6168H/P-45		HM6168H/P-55		HM6168H/P-70		Unit
		min	max	min	max	min	max	
Read Cycle Time	t_{RC}	45	—	55	—	70	—	ns
Address Access Time	t_{AA}	—	45	—	55	—	70	ns
Chip Select Access Time	t_{ACS}	—	45	—	55	—	70	ns
Output Hold from Address Change	t_{OH}	5	—	5	—	5	—	ns
Chip Selection to Output in Low Z*	t_{LZ}	20	—	20	—	20	—	ns
Chip Deselection to Output in High Z*	t_{HZ}	0	20	0	20	0	20	ns
Chip Selection to Power Up Time	t_{PU}	0	—	0	—	0	—	ns
Chip Deselection to Power Down Time	t_{PD}	—	30	—	30	—	30	ns

* Transition is measured $\pm 500\text{mV}$ for high impedance voltage with Load (B).
This parameter is sampled and not 100% tested.

● TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾, (2)



● TIMING WAVEFORM OF READ CYCLE NO. 2⁽¹⁾, (3)




- Notes) 1. \overline{WE} is High for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address Valid prior to or coincident with \overline{CS} transition Low.

● WRITE CYCLE


Item	Symbol	HM6168H/P-45		HM6168H/P-55		HM6168H/P-70		Unit
		min	max	min	max	min	max	
Write Cycle Time	t_{WC}	45	—	55	—	70	—	ns
Chip Selection to End of Write	t_{CW}	40	—	50	—	60	—	ns
Address Valid to End of Write	t_{AW}	40	—	50	—	60	—	ns
Address Setup Time	t_{AS}	0	—	0	—	0	—	ns
Write Pulse Width	t_{WP}	35	—	45	—	55	—	ns
Write Recovery Time	t_{WR}	0	—	0	—	0	—	ns
Data Valid to End of Write	t_{DW}	20	—	25	—	30	—	ns
Data Hold Time	t_{DH}	0	—	0	—	0	—	ns
Write Enabled to Output in High Z*	t_{WZ}	0	15	0	20	0	25	ns
Output Active from End of Write*	t_{OW}	0	—	0	—	0	—	ns

* Transition is measured $\pm 500\text{mV}$ from high impedance voltage with Load (B).
This parameter is sampled and not 100% tested.

● TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} Controlled)




● TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} Controlled)




- Notes)
1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} , (t_{WP})
 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, the output buffer buffers remain in a high impedance state.
 5. If \overline{CS} is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
 6. Dout is the same phase of Write data of this write cycle.


SUPPLY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE




ACCESS TIME VS. SUPPLY VOLTAGE




ACCESS TIME VS. LOAD CAPACITANCE




ACCESS TIME VS. AMBIENT TEMPERATURE




SUPPLY CURRENT VS. FREQUENCY




INPUT LOW VOLTAGE VS. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE VS. SUPPLY VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE



STANDBY CURRENT VS. AMBIENT TEMPERATURE



STANDBY CURRENT VS. SUPPLY VOLTAGE





HM6168HLP-45, HM6168HLP-55, HM6168HLP-70

4096-word × 4-bit High Speed Static CMOS RAM


FEATURES

- High Speed: Fast Access Time 45/55/70ns (max.)
- Single +5V Supply and High Density 20 Pin Package
- Low Power Standby and Low Power Operation;
5 μ W typ. (Standby), 200mW typ. (Operation)
- Completely Static Memory
No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Directly TTL Compatible—All Inputs and Outputs
- Capable of Battery back up Operation

FUNCTIONAL BLOCK DIAGRAM



PIN ARRANGEMENT



(Top View)

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND	V_{IN}	-3.5* to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	$^{\circ}$ C
Storage Temperature	T_{stg}	-55 to +125	$^{\circ}$ C
Temperature under Bias	$T_{s,bias}$	-10 to +85	$^{\circ}$ C

* Pulse Width 20ns. DC = -0.5V

■ TRUTH TABLE

\overline{CS}	\overline{WE}	Mode	V_{CC} Current	I/O Pin	Reference Cycle
H	X	Not selected	I_{SB}, I_{SB1}	High Z	
L	H	Read	I_{CC}	Dout	Read Cycle 1, 2
L	L	Write	I_{CC}	Din	Write Cycle 1, 2

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	-	6.0	V
	V_{IL}	-3.0*	-	0.8	V

* Pulse width; 20 ns, DC; V_{IL} min = -0.5V

■ DC AND OPERATING CHARACTERISTICS ($V_{CC}=5\text{V} \pm 10\%$, GND=0V, $T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC}=5.5\text{V}, V_{in}=\text{GND to } V_{CC}$	-	-	2.0	μA
Output Leakage Current	$ I_{LO} $	$\overline{CS}=V_{IH}, V_{I/O}=\text{GND to } V_{CC}$	-	-	2.0	μA
Operating Power Supply Current	I_{CC}	$\overline{CS}=V_{IL}, I_{I/O}=0\text{mA}$	-	40	90	mA
Standby Power Supply Current	I_{SB}	$\overline{CS}=V_{IH}$	-	15	25	mA
Standby Power Supply Current(1)	I_{SB1}	$\overline{CS}=V_{CC}-0.2\text{V}, V_{IN} \leq 0.2\text{V}$ or $V_{IN} \geq V_{CC}-0.2\text{V}$	-	1	50	μA
Output Low Voltage	V_{OL}	$I_{OL}=8\text{mA}$	-	-	0.4	V
Output High Voltage	V_{OH}	$I_{OH}=-4.0\text{mA}$	2.4	-	-	V

Note: Typical limits are at $V_{CC}=5.0\text{V}$, $T_a=25^\circ\text{C}$ and specified loading.

■ CAPACITANCE ($T_a=25^\circ\text{C}$ $f=1\text{MHz}$)

Item	Symbol	Test Conditions	min	max	Unit
Input Capacitance	C_{in}	$V_{IN}=0\text{V}$	-	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O}=0\text{V}$	-	8	pF

Note: This parameters are sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC}=5\text{V} \pm 10\%$, $T_a=0$ to $+70^\circ\text{C}$, unless otherwise noted)

● AC TEST CONDITIONS


Input pulse levels: GND to 3.0V

Input rise and fall times: 5 ns


Input timing reference levels: 1.5V

Output reference levels: 1.5V

Output load: See Figure



Output Load (A)




Output Load (B)
(for $t_{HZ}, t_{LZ}, t_{WZ}, t_{OW}$)

● READ CYCLE


Item	Symbol	HM6168HLP-45		HM6168HLP-55		HM6168HLP-70		Unit
		min	max	min	max	min	max	
Read Cycle Time	t_{RC}	45	—	55	—	70	—	ns
Address Access Time	t_{AA}	—	45	—	55	—	70	ns
Chip Select Access Time	t_{ACS}	—	45	—	55	—	70	ns
Output Hold from Address Change	t_{OH}	5	—	5	—	5	—	ns
Chip Selection to Output in Low Z*	t_{LZ}	20	—	20	—	20	—	ns
Chip Deselection to Output in High Z*	t_{HZ}	0	20	0	20	0	20	ns
Chip Selection to Power Up Time	t_{PU}	0	—	0	—	0	—	ns
Chip Deselection to Power Down Time	t_{PD}	—	30	—	30	—	30	ns

* Transition is measured $\pm 500mV$ for high impedance voltage with Load (B).
This parameter is sampled and not 100% tested.

● TIMING WAVEFORM OF READ CYCLE NO. 2^{(1), (2)}



● TIMING WAVEFORM OF READ CYCLE NO. 2^{(1), (3)}




- Notes) 1. \overline{WE} is High for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address Valid prior to or coincident with \overline{CS} transition Low.

● WRITE CYCLE


Item	Symbol	HM6168HLP-45		HM6168HLP-55		HM6168HLP-70		Unit
		min	max	min	max	min	max	
Write Cycle Time	t_{WC}	45	—	55	—	70	—	ns
Chip Selection to End of Write	t_{CW}	40	—	50	—	60	—	ns
Address Valid to End of Write	t_{AW}	40	—	50	—	60	—	ns
Address Setup Time	t_{AS}	0	—	0	—	0	—	ns
Write Pulse Width	t_{WP}	35	—	45	—	55	—	ns
Write Recovery Time	t_{WR}	0	—	0	—	0	—	ns
Data Valid to End of Write	t_{DW}	20	—	25	—	30	—	ns
Data Hold Time	t_{DH}	0	—	0	—	0	—	ns
Write Enabled to Output in High Z*	t_{WZ}	0	15	0	20	0	25	ns
Output Active from End of Write*	t_{OW}	0	—	0	—	0	—	ns

* Transition is measured $\pm 500\text{mV}$ from high impedance voltage with Load (B).
This parameter is sampled and not 100% tested.

● TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{\text{WE}}$ Controlled)



● TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{\text{CS}}$ Controlled)



- Notes) 1. A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$, (t_{WP})
 2. t_{WR} is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of write cycle.
 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 4. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ transition, the output buffer buffers remain in a high impedance state.
 5. If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
 6. Dout is the same phase of Write data of this write cycle.

■ LOW V_{CC} DATA RETENTION CHARACTERISTICS ($0^{\circ}\text{C} \leq T_a \leq 70^{\circ}\text{C}$)


Parameter	Symbol	Test Conditions	min	typ	max	Unit
V_{CC} for Data Retention	V_{DR}	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ $V_{i1} \geq V_{CC} - 0.2\text{V}$ or	2.0	—	—	V
Data Retention Current	I_{CCDR}		$0\text{V} \leq V_{i2} \leq 0.2\text{V}$	—	—	30* 20**
Chip Deselect to Data Retention Time	t_{CDDR}	$0\text{V} \leq V_{i2} \leq 0.2\text{V}$	0	—	—	ns
Operation Recovery Time	t_R		$t_{RC(1)}$	—	—	—

Note: 1. t_{RC} - Read Cycle Time.

* $V_{CC} = 3.0\text{V}$

** $V_{CC} = 2.0\text{V}$

● LOW V_{CC} DATA RETENTION WAVEFORM




HM6167, HM6167-6, HM6167-8, HM6167P, HM6167P-6, HM6167P-8

16384-word × 1-bit High Speed Static CMOS RAM

FEATURES

- Single +5V Supply and High Density 20 Pin Package
- Fast Access Time – 70ns/85ns/100ns
- Low Power Stand-by and Low Power Operation
Stand-by 100μW Typ. and Operating 150mW Typ.
- Completely Static Memory No Clock nor Refresh Required
- Fully TTL Compatible – All Inputs and Output
- Separate Data Input and Output Three State Output
- Pin-Out Compatible with Intel 2167 Series

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Rating	Unit
Terminal Voltage with Respect to GND	V_T	-0.5* to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature (Plastic)	T_{stg}	-55 to +125	°C
Storage Temperature (Ceramic)	T_{stg}	-65 to +150	°C
Storage Temperature**	$T_{stg(bias)}$	-10 to +85	°C

* Pulse width 20ns : -3.5V **under bias


RECOMMENDED DC OPERATING CONDITIONS (0 °C ≤ T_a ≤ 70 °C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input High Voltage	V_{IH}	2.2	—	6.0	V
Input Low Voltage	V_{IL}	-3.0*	—	0.8	V

* Pulse width 20ns, DC : $V_{IL min} = -0.3V$



PIN ARRANGEMENT



TRUTH TABLE

\overline{CS}	\overline{WE}	Mode	V_{CC} Current	Output Pin	Reference Cycle
H	×	Not Selected	I_{SB}, I_{SB1}	High Z	
L	H	Read	I_{CC}	Dout	Read Cycle 1, 2
L	L	Write	I_{CC}	High Z	Write Cycle 1, 2

DC AND OPERATING CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $T_a=0^\circ C$ to $+70^\circ C$)


Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC}=5.5V, V_{IN}=0V \sim V_{CC}$	—	—	2	μA
Output Leakage Current	$ I_{LO} $	$\overline{CS}=V_{IH}, V_{OUT}=0V \sim V_{CC}$	—	—	2	μA
Operating Power Supply Current	I_{CC}	$\overline{CS}=V_{IL}$, Output Open	—	30	60	mA
Standby Power Supply Current	I_{SB}	$\overline{CS}=V_{IH}$	—	5	20	mA
	I_{SB1}	$\overline{CS}=V_{CC}-0.2V$ $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC}-0.2V$	—	0.02	2	mA
Output Low Voltage	V_{OL}	$I_{OL}=8mA$	—	—	0.4	V
Output High Voltage	V_{OH}	$I_{OH}=-4mA$	2.4	—	—	V

Note) Typical limits are at $V_{CC}=5.0V, T_a=25^\circ C$ and specified loading.

AC TEST CONDITIONS


Input pulse levels: GND to 3.0V
 Input rise and fall times: 5 ns
 Input timing reference levels: 1.5V
 Output reference levels: 1.5V
 Output load: See Figure

Output Load A



Output Load B

(for t_{HZ}, t_{LZ}, t_{wz} & t_{ow})



* Including scope and jig.

CAPACITANCE ($T_a=25^\circ C, f=1.0MHz$)

Item	Symbol	max	Unit	Conditions
Input Capacitance	C_{IN}	5	pF	$V_{IN}=0V$
Output Capacitance	C_{OUT}	6	pF	$V_{OUT}=0V$

Note) This parameter is sampled and not 100% tested.

AC CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $T_a=0^\circ C$ to $70^\circ C$, unless otherwise noted.)

READ CYCLE


Item	Symbol	HM6167, HM6167P		HM6167-6, HM6167P-6		HM6167-8, HM6167P-8		Unit
		min	max	min	max	min	max	
Read Cycle Time	t_{RC}	70	—	85	—	100	—	ns
Address Access Time	t_{AA}	—	70	—	85	—	100	ns
Chip Select Access Time	t_{ACS}	—	70	—	85	—	100	ns
Output Hold from Address Change	t_{OH}	5	—	5	—	5	—	ns
Chip Selection to Output in Low Z	t_{LZ}	5	—	5	—	5	—	ns
Chip Deselection to Output in High Z	t_{HZ}	0	30	0	40	0	40	ns
Chip Selection to Power Up Time	t_{PU}	0	—	0	—	0	—	ns
Chip Deselection to Power Down Time	t_{PD}	—	35	—	40	—	45	ns

● WRITE CYCLE


Item	Symbol	HM6167, HM6167P		HM6167-6, HM6167P-6		HM6167-8, HM6167P-8		Unit	Notes
		min	max	min	max	min	max		
Write Cycle Time	t_{WC}	70	—	85	—	100	—	ns	2
Chip Selection to End of Write	t_{CW}	55	—	65	—	80	—	ns	
Address Valid to End of Write	t_{AW}	55	—	65	—	80	—	ns	
Address Setup Time	t_{AS}	0	—	0	—	0	—	ns	
Write Pulse Width	t_{WP}	40	—	45	—	55	—	ns	
Write Recovery Time	t_{WR}	0	—	0	—	0	—	ns	
Data Valid to End of Write	t_{DW}	30	—	35	—	40	—	ns	
Data Hold Time	t_{DH}	0	—	0	—	0	—	ns	
Write Enable to Output in High Z	t_{WZ}	0	30	0	40	0	40	ns	3, 4
Output Active from End of Write	t_{OW}	0	—	0	—	0	—	ns	3, 4

- Notes) 1. If CS goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.
 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
 3. Transition is measured ± 500 mV from steady state voltage with specified loading in Load B.
 4. This parameter is sampled and not 100% tested.

● TIMING WAVEFORM OF READ CYCLE NO.1 ¹⁾




● TIMING WAVEFORM OF READ CYCLE NO.2 ^{1), 3)}




- NOTES: 1. \overline{WE} is high and \overline{CS} is low for READ cycle.
 2. Addresses valid prior to or coincident with \overline{CS} transition low.
 3. Transition is measured ± 500 mV from steady state voltage with specified loading in Load B.

●TIMING WAVEFORM OF WRITE CYCLE NO.1 (\overline{WE} Controlled)




NOTE: 1. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.

●TIMING WAVEFORM OF WRITE CYCLE No. 2 (\overline{CS} Controlled)




Note) Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.


SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




**ACCESS TIME vs.
SUPPLY VOLTAGE**




**ACCESS TIME vs.
AMBIENT TEMPERATURE**




**ACCESS TIME vs.
LOAD CAPACITANCE**




**SUPPLY CURRENT vs.
FREQUENCY**




**INPUT LOW VOLTAGE vs.
SUPPLY VOLTAGE**




**INPUT HIGH VOLTAGE vs.
SUPPLY VOLTAGE**




**OUTPUT HIGH CURRENT vs.
OUTPUT HIGH VOLTAGE**




**OUTPUT LOW CURRENT vs.
OUTPUT LOW VOLTAGE**




**STANDBY CURRENT vs.
AMBIENT TEMPERATURE**



**STANDBY CURRENT vs.
SUPPLY VOLTAGE**



**STANDBY CURRENT vs.
INPUT VOLTAGE**





HM6167LP, HM6167LP-6, HM6167LP-8

16384-word × 1-bit High Speed Static CMOS RAM


FEATURES

- Single +5V Supply and High Density 20 Pin Package
- Fast Access Time 70ns/85ns/100ns
- Low Power Stand-by and Low Power Operation
Stand-by 5μW (typ) and Operating 150mW (typ.)
- Completely Static Memory. No Clock or Refresh Required
- Fully TTL Compatible. All Inputs and Output
- Separate Data Input and Output Three State Output
- Capable of Battery Back up Operation

BLOCK DIAGRAM



PIN ARRANGEMENT



(Top View)

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage with Respect to GND	V_T	-0.5* to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Storage Temperature**	$T_{stg(bias)}$	-10 to +85	°C

* Pulse width 20ns -3.5V ** under bias

RECOMMENDED DC OPERATING CONDITIONS (0°C ≤ Ta ≤ 70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input High Voltage	V_{IH}	2.2	—	6.0	V
Input Low Voltage	V_{IL}	-3.0*	—	0.8	V

* Pulse width 20ns, DC, V_{IL} min = -0.3V

TRUTH TABLE

\overline{CS}	\overline{WE}	Mode	V_{CC} Current	Output Pin	Reference Cycle
H	X	Not Selected	I_{SB}, I_{SB1}	High Z	
L	H	Read	I_{CC}	Dout	Read Cycle 1, 2
L	L	Write	I_{CC}	High Z	Write Cycle 1, 2

DC AND OPERATING CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $T_a=0 \sim +70^\circ C$)


Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC}=5.5V$ $V_{IN}=0V \sim V_{CC}$	—	—	2	μA
Output Leakage Current	$ I_{LO} $	$\overline{CS}=V_{IH}$, $V_{oi}=0V \sim V_{CC}$	—	—	2	μA
Operating Power Supply Current	I_{CC}	$\overline{CS}=V_{IL}$, Output Open	—	30	60	mA
Standby Power Supply Current	I_{SB}	$\overline{CS}=V_{IH}$	—	5	20	mA
	I_{SB1}	$\overline{CS}=V_{CC}-0.2V$ $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC}-0.2V$	—	1	50	μA
Output Low Voltage	V_{OL}	$I_{OL}=8mA$	—	—	0.4	V
Output High Voltage	V_{OH}	$I_{OH}=-4mA$	2.4	—	—	V

Note) Typical limits are at $V_{CC}=5.0V$, $T_a=25^\circ C$ and specified loading.

AC TEST CONDITIONS


Input pulse levels: GND to 3.0V
 Input rise and fall times: 5 ns
 Input timing reference levels: 1.5V
 Output reference levels: 1.5V
 Output load: See Figure

Output Load A



Output Load B

(for t_{HZ} , t_{LZ} , t_{wz} & t_{ow})



* Including scope and jig.

CAPACITANCE ($T_a=25^\circ C$, $f=1.0MHz$)

Item	Symbol	max	Unit	Conditions
Input Capacitance	C_{IN}	5	pF	$V_{IN}=0V$
Output Capacitance	C_{OUT}	6	pF	$V_{OUT}=0V$


Note) This parameter is sampled and not 100% tested.

AC CHARACTERISTICS ($T_a=0^\circ C$ to $+70^\circ C$, $V_{CC}=5V \pm 10\%$, unless otherwise noted.)


READ CYCLE

Item	Symbol	HM6167LP		HM6167LP-6		HM6167LP-8		Unit
		min	max	min	max	min	max	
Read Cycle Time	t_{RC}	70	—	85	—	100	—	ns
Address Access Time	t_{AA}	—	70	—	85	—	100	ns
Chip Select Access Time	t_{ACS}	—	70	—	85	—	100	ns
Output Hold from Address Change	t_{OH}	5	—	5	—	5	—	ns
Chip Selection to Output in Low Z	t_{LZ}	5	—	5	—	5	—	ns
Chip Deselection to Output in High Z	t_{HZ}	0	30	0	40	0	40	ns
Chip Selection to Power Up Time	t_{PU}	0	—	0	—	0	—	ns
Chip Deselection to Power Down Time	t_{PD}	—	35	—	40	—	45	ns

● TIMING WAVEFORM OF READ CYCLE NO.1¹⁾



● TIMING WAVEFORM OF READ CYCLE NO.2^{1), 3)}




- NOTES: 1. \overline{WE} is high and \overline{CS} is low for READ Cycle.
 2. Addresses valid prior to or coincident with \overline{CS} transition low.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading B.

● WRITE CYCLE


Item	Symbol	HM6167LP		HM6167LP-6		HM6167LP-8		Unit	Notes
		min	max	min	max	min	max		
Write Cycle Time	t_{WC}	70	—	85	—	100	—	ns	2
Chip Selection to End of Write	t_{CW}	55	—	65	—	80	—	ns	
Address Valid to End of Write	t_{AW}	55	—	65	—	80	—	ns	
Address Setup Time	t_{AS}	0	—	0	—	0	—	ns	
Write Pulse Width	t_{WP}	40	—	45	—	55	—	ns	
Write Recovery Time	t_{WR}	0	—	0	—	0	—	ns	
Data Valid to End of Write	t_{DW}	30	—	35	—	40	—	ns	
Data Hold Time	t_{DH}	0	—	0	—	0	—	ns	
Write Enable to Output in High Z	t_{WZ}	0	30	0	40	0	40	ns	3, 4
Output Active from End of Write	t_{OW}	0	—	0	—	0	—	ns	3, 4

- Notes) 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.
 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.
 4. This parameter is sampled and not 100% tested.

● TIMING WAVEFORM OF WRITE CYCLE NO.1 (\overline{WE} Controlled)



● TIMING WAVEFORM OF WRITE CYCLE No. 2 ($\overline{\text{CS}}$ Controlled)



■ LOW V_{CC} DATA RETENTION CHARACTERISTICS ($T_a=0^\circ\text{C}$ to 70°C)


Parameter	Symbol	Test Condition	min	typ	max	Unit
V_{CC} for Data Retention	V_{DR}	$\overline{\text{CS}} \geq V_{CC} - 0.2\text{V}$ $V_{in} \geq V_{CC} - 0.2\text{V}$ or $0\text{V} \leq V_{in} \leq 0.2\text{V}$	2.0	—	—	V
Data Retention Current	I_{CCDR}		—	—	20*	μA
Chip Deselect to Data Retention Time	t_{CDR}		0	—	—	ns
Operation Recovery Time	t_R		$t_{RC}\Delta$	—	—	ns

Δt_{RC} - Read Cycle Time

* $V_{CC}=2.0\text{V}$

** $V_{CC}=3.0\text{V}$

■ LOW V_{CC} DATA RETENTION WAVEFORM




HM6167H-45, HM6167H-55, HM6167HP-45, HM6167HP-55

16384-word x 1-bit High Speed Static CMOS RAM

■ FEATURES

- Fast Access Time. HM6167H/P-45 45ns (max)
HM6167H/P-55 55ns (max)
- Low Power Standby and Low Power Operation
Standby 100 μ W (typ), Operating 200mW (typ)
- Single +5V Supply and High Density 20 Pin Package
- Completely Static Memory No Clock nor Refresh Required
- Fully TTL Compatible All Inputs and Output
- Separate Data Input and Output. Three State Output

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage with respect to GND	V_T	-3.5* to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	$^{\circ}$ C
Storage Temperature (Plastic)	T_{stg}	-55 to +125	$^{\circ}$ C
Storage Temperature (Ceramic)	T_{stg}	-65 to +150	$^{\circ}$ C
Storage Temperature (under bias)	T_{bias}	-10 to +85	$^{\circ}$ C


* Pulse Width 20ns, DC: -0.5V

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to +70 $^{\circ}$ C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	-	6.0	V
	V_{IL}	-3.0*	-	0.8	V


* Pulse Width: 20ns, DC: V_{IL} (min) = -0.5V

HM6167H-45, HM6167H-55




(DG-20)

HM6167HP-45, HM6167HP-55



(DP-20)

■ PIN ARRANGEMENT



■ TRUTH TABLE

CS	WE	Mode	V _{CC} Current	Dout Pin	Ref. Cycle
H	×	Not selected	I _{SB} , I _{SB1}	High-Z	
L	H	Read	I _{CC}	Dout	Read Cycle
L	L	Write	I _{CC}	High-Z	Write Cycle

■ DC AND OPERATING CHARACTERISTICS (V_{CC}=5V±10%, T_a=0°C to +70°C)


Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	I _{LI}	V _{CC} =5.5V, V _{IN} =0V~V _{CC}	—	—	2	μA
Output Leakage Current	I _{LO}	$\overline{CS} = V_{IH}$, V _{OUT} =0V~V _{CC}	—	—	2	μA
Operating Power Supply Current	I _{CC}	$\overline{CS} = V_{IL}$, Output Open	—	40	80	mA
Standby Power Supply Current	I _{SB}	$\overline{CS} = V_{IH}$	—	10	20	mA
	I _{SB1}	$\overline{CS} \geq V_{CC} - 0.2V$ V _{IN} ≤ 0.2V or V _{IN} ≥ V _{CC} - 0.2V	—	0.02	2	mA
Output Low Voltage	V _{OL}	I _{OL} =8mA	—	—	0.4	V
Output High Voltage	V _{OH}	I _{OH} =-4mA	2.4	—	—	V

Note) Typical limits are at V_{CC}=5.0V, T_a=25°C and specified loading.

■ AC TEST CONDITIONS

Input pulse levels: GND to 3.0V
 Input rise and fall times: 5 ns
 Input timing reference levels: 1.5V
 Output reference levels: 1.5V
 Output load: See Figure


Output Load A



* Including scope and jig.

Output Load B

(for t_{HZ}, t_{LZ}, t_{wz} & t_{ow})



* Including scope and jig.

■ CAPACITANCE (T_a=25°C, f=1.0MHz)

Item	Symbol	typ	max	Unit	Conditions
Input Capacitance	C _{IN}	3	5	pF	V _{IN} =0V
Output Capacitance	C _{OUT}	5	7	pF	V _{OUT} =0V

Note) This parameter is sampled and not 100% tested.


■ AC CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $T_a=0^\circ\text{C}$ to 70°C , unless otherwise noted.)

● READ CYCLE


Item	Symbol	HM6167H/P-45		HM6167HP-55		Unit	Notes
		min	max	min	max		
Read Cycle Time	t_{RC}	45	—	55	—	ns	(1)
Address Access Time	t_{AA}	—	45	—	55	ns	
Chip Select Access Time	t_{ACS}	—	45	—	55	ns	
Output Hold from Address Change	t_{OH}	5	—	5	—	ns	
Chip Selection to Output in Low Z	t_{LZ}	5	—	5	—	ns	(2) (3) (7)
Chip Deselection to Output in High Z	t_{HZ}	0	30	0	30	ns	(2) (3) (7)
Chip Selection to Power Up Time	t_{PU}	0	—	0	—	ns	
Chip Deselection to Power Down Time	t_{PD}	—	30	—	30	ns	

- NOTES: 1. All Read Cycle timing are referenced from last valid address to the first transitioning address.
 2. At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to device.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.
 4. \overline{WE} is High for READ cycle.
 5. Device is continuously selected, $\overline{CS} = V_{IL}$.
 6. Addresses valid prior to or coincident with \overline{CS} transition low.
 7. This parameter is sampled and not 100% tested.

● TIMING WAVEFORM OF READ CYCLE NO.1 (4), (5)



● TIMING WAVEFORM OF READ CYCLE NO.2 (4), (6)




● WRITE CYCLE


Item	Symbol	HM6167H/P-45		HM6167H/P-55		Unit	Notes
		min	max	min	max		
Write Cycle Time	t_{WC}	45	-	55	-	ns	(2)
Chip Selection to End of Write	t_{CW}	40	-	50	-	ns	
Address Valid to End of Write	t_{AW}	40	-	50	-	ns	
Address Setup Time	t_{AS}	0	-	0	-	ns	
Write Pulse Width	t_{WP}	25	-	35	-	ns	
Write Recovery Time	t_{WR}	0	-	0	-	ns	
Data Valid to End of Write	t_{DW}	25	-	25	-	ns	
Data Hold Time	t_{DH}	0	-	0	-	ns	
Write Enable to Output in High Z	t_{WZ}	0	25	0	25	ns	(3) (4)
Output Active from End of Write	t_{OW}	0	-	0	-	ns	(3) (4)

- NOTES: 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance states.
 2. All write cycle timings are referenced from the last valid address to the first transitioning address.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.
 4. This parameter is sampled and not 100% tested.


● TIMING WAVEFORM OF WRITE CYCLE (\overline{WE} Controlled)




● TIMING WAVEFORM OF WRITE CYCLE (\overline{CS} Controlled)




SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME vs. AMBIENT TEMPERATURE




ACCESS TIME vs. LOAD CAPACITANCE




SUPPLY CURRENT vs. FREQUENCY




INPUT LOW VOLTAGE vs. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE




OUTPUT CURRENT vs. OUTPUT VOLTAGE




OUTPUT CURRENT vs. OUTPUT VOLTAGE




STANDBY CURRENT vs. AMBIENT TEMPERATURE



STANDBY CURRENT vs. SUPPLY VOLTAGE



**STANDBY CURRENT vs.
INPUT VOLTAGE**




HM6167HCG-45, HM6167HCG-55


16384-word × 1-bit High Speed Static CMOS RAM

FEATURES


- High Density 20 pin Leadless Chip Carrier
- High Speed: Fast Access Time 45/55ns Max.
- Low Power Standby and Low Power Operation
Standby: 100μW typ., Operation: 200mW typ.
- Completely Static Memory;
No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Directly TTL Compatible; All Inputs and Output



BLOCK DIAGRAM



PIN ARRANGEMENT



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin*	V_T	-0.5 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-65 to +150	°C
Temperature Under Bias	T_{bias}	-10 to +85	°C

* with respect to GND. $V_{FS} \text{ min} = -3.5\text{V}$ (Pulse width 20ns)

TRUTH TABLE

CS	WE	Mode	V_{CC} Current	Dout Pin	Ref. Cycle
H	×	Not selected	I_{SB}, I_{SB1}	High-Z	
L	H	Read	I_{CC}	Dout	Read Cycle
L	L	Write	I_{CC}	High-Z	Write Cycle

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	—	6.0	V
	V_{IL}	-0.5*	—	0.8	V

* -3.0V (Pulse width 20ns)

■ DC AND OPERATING CHARACTERISTICS ($V_{CC}=5\text{V} \pm 10\%$, $T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Conditions	min	typ*	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC}=5.5\text{V}$, $V_{IN}=0\text{V}$ to V_{CC}	—	—	2	μA
Output Leakage Current	$ I_{LO} $	$\overline{\text{CS}}=V_{IH}$, $V_{OUT}=0\text{V}$ to V_{CC}	—	—	2	μA
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}}=V_{IL}$, Output Open	—	40	80	mA
Standby Power Supply Current	I_{SB}	$\overline{\text{CS}}=V_{IH}$	—	10	20	mA
	I_{SB1}	$\overline{\text{CS}} \geq V_{CC}-0.2\text{V}$, $V_{IN} \leq 0.2\text{V}$ or $V_{IN} \geq V_{CC}-0.2\text{V}$	—	20	2000	μA
Output Voltage	V_{OL}	$I_{OL}=8\text{mA}$	—	—	0.4	V
	V_{OH}	$I_{OH}=-4\text{mA}$	2.4	—	—	V

Note) *: Typical limits are at $V_{CC}=5.0\text{V}$, $T_a=25^\circ\text{C}$ and specified loading.

■ CAPACITANCE ($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)

Item	Symbol	Test Conditions	typ	max	Unit
Input Capacitance	C_{in}	$V_{in}=0\text{V}$	3	5	pF
Output Capacitance	C_{out}	$V_{out}=0\text{V}$	5	7	pF


Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC}=5\text{V} \pm 10\%$, $T_a=0$ to $+70^\circ\text{C}$)

● AC TEST CONDITIONS


- Input Pulse Levels: GND to 3.0V
- Input Rise and Fall Times: 5 ns
- Output Reference Levels: 1.5V

Output Load A



Output Load B

(for t_{LZ} , t_{LZ} , t_{WZ} & t_{OW})




* Including scope and jig.

● READ CYCLE


Item	Symbol	HM6167HCG-45		HM6167HCG-55		Unit	Notes
		min	max	min	max		
Read Cycle Time	t_{RC}	45	—	55	—	ns	1
Address Access Time	t_{AA}	—	45	—	55	ns	
Chip Select Access Time	t_{ACS}	—	45	—	55	ns	
Output Hold from Address Change	t_{OH}	5	—	5	—	ns	
Chip Selection to Output in Low Z	t_{LZ}	5	—	5	—	ns	2, 3, 4
Chip Deselection to Output in High Z	t_{HZ}	0	30	0	30	ns	2, 3, 4
Chip Selection to Power Up Time	t_{PU}	0	—	0	—	ns	
Chip Deselection to Power Down Time	t_{PD}	—	30	—	30	ns	

- Notes) 1. All Read Cycle timings are referenced from last valid address to the first transitioning address.
 2. At any given temperature and voltage condition, t_{LZ} max is less than t_{LZ} min both for a given device and from device to device.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.
 4. This parameter is sampled and not 100% tested.

● Read Cycle-1 (Notes 1)



● Read Cycle-2 (Notes 1, 3)




- Notes) 1. \overline{WE} is high for Read Cycle.
 2. Address valid prior to or coincident with \overline{CS} transition low.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.

● WRITE CYCLE


Item	Symbol	HM6167HCG-45		HM6167HCG-55		Unit	Notes
		min	max	min	max		
Write Cycle Time	t_{WC}	45	—	55	—	ns	2
Chip Selection to End of Write	t_{CW}	40	—	50	—	ns	
Address Valid to End of Write	t_{AW}	40	—	50	—	ns	
Address Setup Time	t_{AS}	0	—	0	—	ns	
Write Pulse Width	t_{WP}	25	—	35	—	ns	
Write Recovery Time	t_{WR}	0	—	0	—	ns	
Data Valid to End of Write	t_{DW}	25	—	25	—	ns	
Data Hold Time	t_{DH}	0	—	0	—	ns	
Write Enable to Output in High Z	t_{WZ}	0	25	0	25	ns	3, 4
Output Active from End of Write	t_{OW}	0	—	0	—	ns	3, 4

- Notes) 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.
 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.
 4. This parameter is sampled and not 100% tested.

● Write Cycle-1 (\overline{WE} Controlled)



● Write Cycle-2 (\overline{CS} Controlled)





HM6167HLP-45, HM6167HLP-55

16384-word x 1-bit High Speed Static CMOS RAM


■ FEATURES

- Fast Access Time. HM6167HLP-45 45ns (max)
HM6167HLP-55 55ns (max)
- Low Power Standby and Low Power Operation
Standby $5\mu\text{W}$ (typ) and Operating 200mW (typ)
- Capable of Battery Back-up Operation
- Single +5V Supply and High Density 20 Pin Package
- Completely static Memory
No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Directly TTL Compatible All Inputs and Output

■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage with respect to GND	V_T	-3.5* to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Storage Temperature Under Bias	T_{bias}	-10 to +85	°C

* Pulse Width 20ns, DC: -0.5V

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to +70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	-	6.0	V
	V_{IL}	-3.0*	-	0.8	V

* Pulse Width 20ns, DC: V_{IL} min = -0.5V

TRUTH TABLE

\overline{CS}	\overline{WE}	Mode	V_{CC} Current	Dout Pin	Ref. Cycle
H	×	Not selected	I_{SB}, I_{SB1}	High-Z	
L	H	Read	I_{CC}	Dout	Read Cycle
L	L	Write	I_{CC}	High-Z	Write Cycle

DC AND OPERATING CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $T_a=0 \sim +70^\circ C$)


Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC}=5.5V$ $V_{IN}=0V \sim V_{CC}$	—	—	2	μA
Output Leakage Current	$ I_{LO} $	$\overline{CS}=V_{IH}$, $V_{out}=0V \sim V_{CC}$	—	—	2	μA
Operating Power Supply Current	I_{CC}	$\overline{CS}=V_{IL}$, Output Open	—	40	80	mA
Standby Power Supply Current	I_{SB}	$\overline{CS}=V_{IH}$	—	10	20	mA
	I_{SB1}	$\overline{CS}=V_{CC}-0.2V$ $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC}-0.2V$	—	1	50	μA
Output Low Voltage	V_{OL}	$I_{OL}=8mA$	—	—	0.4	V
Output High Voltage	V_{OH}	$I_{OH}=-4mA$	2.4	—	—	V

Note) Typical limits are at $V_{CC}=5.0V$, $T_a=25^\circ C$ and specified loading.

AC TEST CONDITIONS

Input pulse levels: GND to 3.0V
 Input rise and fall times: 5 ns
 Input timing reference levels: 1.5V
 Output reference levels: 1.5V
 Output load: See Figure


Output Load A



* Including scope and jig.

Output Load B

(for t_{HZ} , t_{LZ} , t_{wz} & t_{ow})



* Including scope and jig.

CAPACITANCE ($T_a=25^\circ C$, $f=1MHz$)

Item	Symbol	typ.	max	Unit	Conditions
Input Capacitance	C_{IN}	3	5	pF	$V_{IN}=0V$
Output Capacitance	C_{OUT}	5	7	pF	$V_{OUT}=0V$

Note) This parameter is sampled and not 100% tested.


AC CHARACTERISTICS ($T_a=0^\circ C$ to $+70^\circ C$, $V_{CC}=5V \pm 10\%$, unless otherwise noted.)

READ CYCLE


Item	Symbol	HM6167HLP-45		HM6167HLP-55		Unit	Notes
		min	max	min	max		
Read Cycle Time	t_{RC}	45	—	55	—	ns	(1)
Address Access Time	t_{AA}	—	45	—	55	ns	
Chip Select Access Time	t_{ACS}	—	45	—	55	ns	
Output Hold from Address Change	t_{OH}	5	—	5	—	ns	
Chip Selection to Output in Low Z	t_{LZ}	5	—	5	—	ns	(2) (3) (7)
Chip Selection to Output in High Z	t_{HZ}	0	30	0	30	ns	(2) (3) (7)
Chip Selection to Power Up Time	t_{PU}	0	—	0	—	ns	
Chip Deselection to Power Down Time	t_{PD}	—	30	—	30	ns	

- NOTES: 1. All Read Cycle timing are referenced from last valid address to the first transitioning address.
 2. At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to device.
 3. Transition is measured $\pm 500mV$ from steady state voltage with specified loading in Load B.
 4. \overline{WE} is High for READ cycle.
 5. Device is continuously selected, $\overline{CS}=V_{IL}$.
 6. Addresses valid prior to or coincident with \overline{CS} transition low.
 7. This parameter is sampled and not 100% tested.

● TIMING WAVEFORM OF READ CYCLE NO. 1 ^{4) 5)}



● TIMING WAVEFORM OF READ CYCLE NO. 2 ^{4) 6)}




● WRITE CYCLE


Item	Symbol	HM6167HLP-45		HM6167HLP-55		Unit	Notes
		min	max	min	max		
Write Cycle Time	t_{WC}	45	-	55	-	ns	(2)
Chip Selection to End of Write	t_{CW}	40	-	50	-	ns	
Address Valid to End of Write	t_{AW}	40	-	50	-	ns	
Address Setup Time	t_{AS}	0	-	0	-	ns	
Write Pulse Width	t_{WP}	25	-	35	-	ns	
Write Recovery Time	t_{WR}	0	-	0	-	ns	
Data Valid to End of Write	t_{DW}	25	-	25	-	ns	
Data Hold Time	t_{DH}	0	-	0	-	ns	
Write Enable to Output in High Z	t_{WZ}	0	25	0	25	ns	(3) (4)
Output Active from End of Write	t_{OW}	0	-	0	-	ns	(3) (4)

- NOTES: 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance states.
 2. All Write Cycle timings are referenced from the last valid address to the first transitions address.
 3. Transition is measured $\pm 500mV$ from steady state voltage with specified loading in Load B.
 4. This parameter is sampled and not 100% tested.

● TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} Controlled)



● TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} Controlled)




■ LOW V_{CC} DATA RETENTION CHARACTERISTICS ($T_a=0^\circ\text{C}$ to 70°C)

Parameter	Symbol	Test Condition	min	typ	max	Unit
V_{CC} for Data Retention	V_{DR}		2.0	—	—	V
Data Retention Current	I_{CCDR}	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ $V_{A*} \geq V_{CC} - 0.2\text{V}$ or $0\text{V} \leq V_{A*} \leq 0.2\text{V}$	—	—	20*	μA
Chip Deselect to Data Retention Time	t_{CDR}		0	—	—	
Operation Recovery Time	t_R		$t_{RC}\Delta$	—	—	ns

Δt_{RC} - Read Cycle Time

* $V_{CC} = 2.0\text{V}$
** $V_{CC} = 3.0\text{V}$

● LOW V_{CC} DATA RETENTION WAVEFORM




HM6267P-35, HM6267P-45


16384-word x 1-bit High Speed Static CMOS RAM

■ FEATURES


- High Speed: Fast Access Time 35/45ns (max.)
- Low Power Standby and Low Power Operation
Standby: 0.1mW (typ.), Operation: 200mW (typ.)
- Single 5V Supply and High Density 20 Pin Package
- Completely Static Memory No Clock or Timing Strobe Required
- Equal Access and Cycle Time
- Directly TTL Compatible: All Input and Output



■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin*	V_T	-0.5 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Temperature Under Bias	T_{bias}	-10 to +85	°C

* with respect to GND. $V_T \text{ min} = -3.5\text{V}$ (Pulse width 20ns)

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \text{ to } +70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	-	6.0	V
	V_{IL}	-3.0*	-	0.8	V

* Pulse Width 20ns, DC: $V_{IL} \text{ min} = -0.5\text{V}$

■ TRUTH TABLE

\overline{CS}	\overline{WE}	Mode	V_{CC} Current	Dout Pin	Ref. Cycle
H	x	Not selected	I_{SB}, I_{SB1}	High-Z	
L	H	Read	I_{CC}	Dout	Read Cycle
L	L	Write	I_{CC}	High-Z	Write Cycle

■ DC AND OPERATING CHARACTERISTICS⁽¹⁾ ($V_{CC} = 5V \pm 10\%$ ⁽²⁾, $GND = 0V$, $T_a = 0$ to $+70^\circ C$)


Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC} = 5.5V, V_{in} = GND$ to V_{CC}	-	-	10	μA
Output Leakage Current	$ I_{LO} $	$\overline{CS} = V_{IH}, V_{out} = GND$ to V_{CC}	-	-	10	μA
Operating Power Supply Current	I_{CC}	$\overline{CS} = V_{IL}$, Output Open	-	40	80 ⁽³⁾	mA
Standby Power Supply Current	I_{SB}	$\overline{CS} = V_{IH}$	-	10	20	mA
	I_{SB1}	$\overline{CS} \geq V_{CC} - 0.2V, V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$	-	0.02	2	mA
Output Voltage	V_{OL}	$I_{OL} = 8mA$	-	-	0.4	V
	V_{OH}	$I_{OH} = -4mA$	2.4	-	-	V

Notes) 1. Typical limits are at $V_{CC} = 5V, T_a = 25^\circ C$ and specified loading.
 2. $V_{CC} = 5V \pm 5\%$ for 35ns version.
 3. 100mA max. for 35ns version.

■ AC TEST CONDITIONS

Input pulse levels: GND to 3.0V
 Input rise and fall times: 5ns
 Input and Output timing reference levels: 1.5V
 Output load: See Figure


Output Load A



* Including scope and jig.

Output Load B

(for t_{wz}, t_{LZ}, t_{wz} & t_{LZ})



* Including scope and jig.

■ CAPACITANCE ($T_a = 25^\circ C, f = 1MHz$)

Item	Symbol	typ.	max	Unit	Conditions
Input Capacitance	C_{IN}	3	5	pF	$V_{in} = 0V$
Output Capacitance	C_{OUT}	5	7	pF	$V_{out} = 0V$

Note) This parameter is sampled and not 100% tested.


■ AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%*$, $T_a = 0$ to $70^\circ C$, unless otherwise noted.)

● READ CYCLE


Item	Symbol	HM6267P-35		HM6267P-45		Unit	Notes
		min	max	min	max		
Read Cycle Time	t_{RC}	35	-	45	-	ns	1
Address Access Time	t_{AA}	-	35	-	45	ns	
Chip Select Access Time	t_{ACS}	-	35	-	45	ns	
Output Hold from Address Change	t_{OH}	5	-	5	-	ns	
Chip Selection to Output in Low Z	t_{LZ}	5	-	5	-	ns	2, 3, 7
Chip Deselection to Output in High Z	t_{HZ}	0	30	0	30	ns	2, 3, 7
Chip Selection to Power Up Time	t_{PU}	0	-	0	-	ns	
Chip Deselection to Power Down Time	t_{PD}	-	20	-	30	ns	

* $V_{CC} = 5V \pm 5\%$ for 35ns version.

● TIMING WAVEFORM OF READ CYCLE NO. 1 ^{4) 5)}



● TIMING WAVEFORM OF READ CYCLE NO. 2 ^{4) 6)}




- NOTES:
1. All Read Cycle timing are referenced from last valid address to the first transitioning address.
 2. At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to device.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.
 4. WE is High for READ cycle.
 5. Device is continuously selected, $\overline{\text{CS}} = V_{IL}$.
 6. Addresses valid prior to or coincident with $\overline{\text{CS}}$ transition low.
 7. This parameter is sampled and not 100% tested.


● WRITE CYCLE

Item	Symbol	HM6267P-35		HM6267P-45		Unit	Notes
		min	max	min	max		
Write Cycle Time	t_{WC}	35	—	45	—	ns	2
Chip Selection to End of Write	t_{CW}	30	—	40	—	ns	
Address Valid to End of Write	t_{AW}	30	—	40	—	ns	
Address Setup Time	t_{AS}	0	—	0	—	ns	
Write Pulse Width	t_{WP}	20	—	25	—	ns	
Write Recovery Time	t_{WR}	0	—	0	—	ns	
Data Valid to End of Write	t_{DW}	20	—	25	—	ns	
Data Hold Time	t_{DH}	0	—	0	—	ns	
Write Enabled to Output in High Z	t_{WZ}	0	20	0	25	ns	3, 4
Output Active from End of Write	t_{OW}	0	—	0	—	ns	3, 4

● TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} Controlled)




● TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} Controlled)




- NOTES: 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance states.
 2. All Write Cycle timings are referenced from the last valid address to the first transitions address.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.
 4. This parameter is sampled and not 100% tested.


SUPPLY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE




ACCESS TIME VS. SUPPLY VOLTAGE




ACCESS TIME VS. AMBIENT TEMPERATURE




ACCESS TIME VS. LOAD CAPACITANCE




SUPPLY CURRENT VS. FREQUENCY




INPUT LOW VOLTAGE VS. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE VS. SUPPLY VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE



STANDBY CURRENT VS. AMBIENT TEMPERATURE



STANDBY CURRENT VS. SUPPLY VOLTAGE




HM6264P-10, HM6264P-12, HM6264P-15

8192-word x 8-bit High Speed Static CMOS RAM


■ FEATURES

- Fast access Time 100ns/120ns/150ns (max.)
- Low Power Standby Standby: 0.1mW (typ.)
- Low Power Operation Operating: 200mW (typ.)
- Single +5V Supply
- Completely Static Memory. . . . No clock or Timing Strobe Required
- Equal Access and Cycle Time
- Common Data Input and Output, Three State Output
- Directly TTL Compatible: All Input and Output
- Standard 28pin Package Configuration
- Pin Out Compatible with 64K EPROM HN482764




(DP-28)

■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage *	V_T	-0.5 ** to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Storage Temperature (Under Bias)	T_{bias}	-10 to +85	°C

* With respect to GND. ** Pulse width 50ns: -3.0V

■ TRUTH TABLE

WE	CS ₁	CS ₂	OE	Mode	I/O Pin	V_{CC} Current	Note
X	H	X	X	Not Selected (Power Down)	High Z	I_{SB}, I_{SB1}	
X	X	L	X		High Z	I_{SB}, I_{SB2}	
H	L	H	H	Output Disabled	High Z	I_{CC}, I_{CC1}	
H	L	H	L	Read	Dout	I_{CC}, I_{CC1}	
L	L	H	H	Write	Din	I_{CC}, I_{CC1}	Write Cycle (1)
L	L	H	L		Din	I_{CC}, I_{CC1}	Write Cycle (2)

X : H or L

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	-	6.0	V
	V_{IL}	-0.3*	-	0.8	V

* Pulse Width 50ns: -3.0V

■ DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, GND = 0V, $T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Condition	min	typ*	max	Unit
Input Leakage Current	I_{LI}	$V_{in} = \text{GND to } V_{CC}$	-	-	2	μA
Output Leakage Current	I_{LO}	$\overline{CS1} = V_{IH}$ or $\overline{CS2} = V_{IL}$ or $\text{OE} = V_{IH}$ or $\overline{\text{WE}} = V_{IL}$, $V_{I/O} = \text{GND to } V_{CC}$	-	-	2	μA
Operating Power Supply Current	I_{CC}	$\overline{CS1} = V_{IL}$, $\overline{CS2} = V_{IH}$, $I_{I/O} = 0\text{mA}$	-	40	80	mA
Average Operating Current	I_{CC1}	Min. cycle, duty=100%, $I_{I/O} = 0\text{mA}$	-	60	110	mA
Standby Power Supply Current	I_{SB}	$\overline{CS1} = V_{IH}$ or $\overline{CS2} = V_{IL}$	-	1	3	mA
	I_{SB1}^{**}	$\overline{CS1} \geq V_{CC} - 0.2\text{V}$, $\overline{CS2} \geq V_{CC} - 0.2\text{V}$ or $\overline{CS2} \leq 0.2\text{V}$	-	0.02	2	mA
	I_{SB2}^{**}	$\overline{CS2} \leq 0.2\text{V}$	-	0.02	2	mA
Output Voltage	V_{OL}	$I_{OL} = 2.1\text{mA}$	-	-	0.4	V
	V_{OH}	$I_{OH} = -1.0\text{mA}$	2.4	-	-	V

* Typical limits are at $V_{CC} = 5.0\text{V}$, $T_a = 25^\circ\text{C}$ and specified loading.

** V_{IL} min = -0.3V

■ CAPACITANCE ($f = 1\text{MHz}$, $T_a = 25^\circ\text{C}$)

Item	Symbol	Test Condition	typ	max	Unit
Input Capacitance	C_{in}	$V_{in} = 0\text{V}$	-	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0\text{V}$	-	8	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to $+70^\circ\text{C}$)

● AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V

Input Rise and Fall Times: 10ns

Input and Output Timing Reference Level: 1.5V

Output Load: 1TTL Gate and $C_L = 100\text{pF}$ (including scope and jig)


● READ CYCLE

Item	Symbol	HM6264P-10		HM6264P-12		HM6264P-15		Unit	
		min	max	min	max	min	max		
Read Cycle Time	t_{RC}	100	-	120	-	150	-	ns	
Address Access Time	t_{AA}	-	100	-	120	-	150	ns	
Chip Selection to Output	CS1	t_{CO1}	-	100	-	120	-	150	ns
	CS2	t_{CO2}	-	100	-	120	-	150	ns
Output Enable to Output Valid	t_{OE}	-	50	-	60	-	70	ns	
Chip Selection to Output in Low Z	CS1	t_{LZ1}	10	-	10	-	15	-	ns
	CS2	t_{LZ2}	10	-	10	-	15	-	ns
Output Enable to Output in Low Z	t_{OLZ}	5	-	5	-	5	-	ns	
Chip Deselection to Output in High Z	CS1	t_{HZ1}	0	35	0	40	0	50	ns
	CS2	t_{HZ2}	0	35	0	40	0	50	ns
Output Disable to Output in High Z	t_{OHZ}	0	35	0	40	0	50	ns	
Output Hold from Address Change	t_{OH}	10	-	10	-	15	-	ns	

NOTES: 1 t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

2 At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.

• READ CYCLE




NOTE: 1) \overline{WE} is high for Read Cycle


• WRITE CYCLE

Item	Symbol	HM6264P-10		HM6264P-12		HM6264P-15		Unit	
		min	max	min	max	min	max		
Write Cycle Time	t_{WC}	100	-	120	-	150	-	ns	
Chip Selection to End of Write	t_{CW}	80	-	85	-	100	-	ns	
Address Setup Time	t_{AS}	0	-	0	-	0	-	ns	
Address Valid to End of Write	t_{AW}	80	-	85	-	100	-	ns	
Write Pulse Width	t_{WP}	60	-	70	-	90	-	ns	
Write Recovery Time	$\overline{CS1}, \overline{WE}$	t_{WR1}	5	-	5	-	10	-	ns
	$\overline{CS2}$	t_{WR2}	15	-	15	-	15	-	ns
Write to Output in High Z	t_{WHZ}	0	35	0	40	0	50	ns	
Data to Write Time Overlap	t_{DW}	40	-	50	-	60	-	ns	
Data Hold from Write Time	t_{DH}	0	-	0	-	0	-	ns	
\overline{OE} to Output in High Z	t_{OHZ}	0	35	0	40	0	50	ns	
Output Active from End of Write	t_{OW}	5	-	5	-	10	-	ns	

● WRITE CYCLE (1) (\overline{OE} clock)




● WRITE CYCLE (2) (\overline{OE} Low Fix)




- NOTES: 1) A write occurs during the overlap of a low CS1, a high CS2 and a low \overline{WE} . A write begins at the latest transition among CS1 going low, CS2 going high and \overline{WE} going low. A write ends at the earliest transition among CS1 going high, CS2 going low and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
- 2) t_{CW} is measured from the later of CS1 going low or CS2 going high to the end of write.
- 3) t_{AS} is measured from the address valid to the beginning of write.
- 4) t_{WR} is measured from the end of write to the address change.
 t_{WR1} applies in case a write ends at CS1 or \overline{WE} going high.
 t_{WR2} applies in case a write ends at CS2 going low.
- 5) During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- 6) If CS1 goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain in high impedance state.
- 7) Dout is the same phase of the latest written data in this write cycle.
- 8) Dout is the read data of next address.
- 9) If CS1 is low and CS2 is high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.


SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. FREQUENCY




ACCESS TIME vs. LOAD CAPACITANCE




ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME vs. AMBIENT TEMPERATURE




**INPUT LOW VOLTAGE vs.
SUPPLY VOLTAGE**




**INPUT HIGH VOLTAGE vs.
SUPPLY VOLTAGE**



**OUTPUT CURRENT vs.
OUTPUT VOLTAGE**



**OUTPUT CURRENT vs.
OUTPUT VOLTAGE**




HM6264FP-12, HM6264FP-15

8192-word x 8-bit High Speed Static CMOS RAM


■ FEATURES

- High Density Small-sized Packaged
- Projection Area Reduced to One-Thirds of Conventional DIP
- Thickness Reduced to a Half of Conventional DIP
- High Speed: Fast Access Time 120/150ns (max)
- Single 5V Supply
- Low Power Standby and Low Power Operation
Standby: 0.1mW (typ.), Operation: 200mW (typ.)
- Completely Static RAM: No clock nor Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Equal Access and Cycle Time




(FP-28)

■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage *	V_T	-0.5 ** to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Storage Temperature (Under Bias)	T_{bias}	-10 to +85	°C

* With respect to GND. ** Pulse width 50ns: -3.0V

■ TRUTH TABLE

WE	CS ₁	CS ₂	OE	Mode	I/O Pin	V_{CC} Current	Note
X	H	X	X	Not Selected (Power Down)	High Z	I_{SB}, I_{SB1}	
X	X	L	X		High Z	I_{SB}, I_{SB2}	
H	L	H	H	Output Disabled	High Z	I_{CC}, I_{CC1}	
H	L	H	L	Write	Dout	I_{CC}, I_{CC1}	
L	L	H	H		Din	I_{CC}, I_{CC1}	Write Cycle (1)
L	L	H	L		Din	I_{CC}, I_{CC1}	Write Cycle (2)

X H or L

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	–	6.0	V
	V_{IL}	-0.3*	–	0.8	V

* Pulse Width 50ns: -3.0V

■ DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, GND = 0V, $T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Condition	min	typ*	max	Unit
Input Leakage Current	I_{LI}	$V_{in} = \text{GND to } V_{CC}$	–	–	2	μA
Output Leakage Current	I_{LO}	$\overline{\text{CS}}1 = V_{IH}$ or $\text{CS}2 = V_{IL}$ or $\overline{\text{OE}} = V_{IH}$ or $\overline{\text{WE}} = V_{IL}$. $V_{I/O} = \text{GND to } V_{CC}$	–	–	2	μA
Operating Power Supply Current	I_{CC}	$\text{CS}1 = V_{IL}$, $\text{CS}2 = V_{IH}$, $I_{I/O} = 0\text{mA}$	–	40	80	mA
Average Operating Current	I_{CC1}	Min. cycle, duty=100%, $I_{I/O} = 0\text{mA}$	–	60	110	mA
Standby Power Supply Current	I_{SB}	$\text{CS}1 = V_{IH}$ or $\text{CS}2 = V_{IL}$	–	1	3	mA
	I_{SB1}^{**}	$\overline{\text{CS}}1 \geq V_{CC} - 0.2\text{V}$, $\text{CS}2 \geq V_{CC} - 0.2\text{V}$ or $\text{CS}2 \leq 0.2\text{V}$	–	0.02	2	mA
	I_{SB2}^{**}	$\text{CS}2 \leq 0.2\text{V}$	–	0.02	2	mA
Output Voltage	V_{OL}	$I_{OL} = 2.1\text{mA}$	–	–	0.4	V
	V_{OH}	$I_{OH} = -1.0\text{mA}$	2.4	–	–	V

* Typical limits are at $V_{CC} = 5.0\text{V}$, $T_a = 25^\circ\text{C}$ and specified loading.

** V_{IL} min = -0.3V

■ CAPACITANCE ($f = 1\text{MHz}$, $T_a = 25^\circ\text{C}$)

Item	Symbol	Test Condition	typ	max	Unit
Input Capacitance	C_{in}	$V_{in} = 0\text{V}$	–	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0\text{V}$	–	8	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to $+70^\circ\text{C}$)

● AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V

Input Rise and Fall Times: 10ns

Input and Output Timing Reference Level: 1.5V

Output Load: 1TTL Gate and $C_L = 100\text{pF}$ (including scope and jig)


● READ CYCLE

Item	Symbol	HM6264FP-12		HM6264FP-15		Unit	
		min	max	min	max		
Read Cycle Time	t_{RC}	120	–	150	–	ns	
Address Access Time	t_{AA}	–	120	–	150	ns	
Chip Selection to Output	$\overline{\text{CS}}1$	t_{CO1}	–	120	–	150	ns
	$\text{CS}2$	t_{CO2}	–	120	–	150	ns
Output Enable to Output Valid	t_{OE}	–	60	–	70	ns	
Chip Selection to Output in Low Z	$\overline{\text{CS}}1$	t_{LZ1}	10	–	15	–	ns
	$\text{CS}2$	t_{LZ2}	10	–	15	–	ns
Output Enable to Output in Low Z	t_{OLZ}	5	–	5	–	ns	
Chip Deselection to Output in High Z	$\overline{\text{CS}}1$	t_{HZ1}	0	40	0	50	ns
	$\text{CS}2$	t_{HZ2}	0	40	0	50	ns
Output Disable to Output in High Z	t_{OHZ}	0	40	0	50	ns	
Output Hold from Address Change	t_{OH}	10	–	15	–	ns	

NOTES: 1 t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

2 At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.

• READ CYCLE




NOTE: 1) \overline{WE} is high for Read Cycle


• WRITE CYCLE

Item	Symbol	HM6264FP-12		HM6264FP-15		Unit	
		min	max	min	max		
Write Cycle Time	t_{WC}	120	—	150	—	ns	
Chip Selection to End of Write	t_{CW}	85	—	100	—	ns	
Address Setup Time	t_{AS}	0	—	0	—	ns	
Address Valid to End of Write	t_{AW}	85	—	100	—	ns	
Write Pulse Width	t_{WP}	70	—	90	—	ns	
Write Recovery Time	$\overline{CS1}, \overline{WE}$	t_{WR1}	5	—	10	—	ns
	CS2	t_{WR2}	15	—	15	—	ns
Write to Output in High Z	t_{WHZ}	0	40	0	50	ns	
Data to Write Time Overlap	t_{DW}	50	—	60	—	ns	
Data Hold from Write Time	t_{DH}	0	—	0	—	ns	
\overline{OE} to Output in High Z	t_{OHZ}	0	40	0	50	ns	
Output Active from End of Write	t_{OW}	5	—	10	—	ns	

• WRITE CYCLE (1) ($\overline{\text{OE}}$ clock)



• WRITE CYCLE (2) ($\overline{\text{OE}}$ Low Fix)




- NOTES:
- 1) A write occurs during the overlap of a low $\overline{\text{CS1}}$, a high $\overline{\text{CS2}}$ and a low $\overline{\text{WE}}$. A write begins at the latest transition among $\overline{\text{CS1}}$ going low, $\overline{\text{CS2}}$ going high and $\overline{\text{WE}}$ going low. A write ends at the earliest transition among $\overline{\text{CS1}}$ going high, $\overline{\text{CS2}}$ going low and $\overline{\text{WE}}$ going high. t_{wP} is measured from the beginning of write to the end of write.
 - 2) t_{CW} is measured from the later of $\overline{\text{CS1}}$ going low or $\overline{\text{CS2}}$ going high to the end of write.
 - 3) t_{AS} is measured from the address valid to the beginning of write.
 - 4) t_{WR} is measured from the end of write to the address change.
 t_{WR1} applies in case a write ends at $\overline{\text{CS1}}$ or $\overline{\text{WE}}$ going high.
 t_{WR2} applies in case a write ends at $\overline{\text{CS2}}$ going low.
 - 5) During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
 - 6) If $\overline{\text{CS1}}$ goes low simultaneously with $\overline{\text{WE}}$ going low or after $\overline{\text{WE}}$ going low, the outputs remain in high impedance state.
 - 7) D_{out} is the same phase of the latest written data in this write cycle.
 - 8) D_{out} is the read data of next address.
 - 9) If $\overline{\text{CS1}}$ is low and $\overline{\text{CS2}}$ is high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.

HM6264LP-10, HM6264LP-12 HM6264LP-15

8192-word x 8-bit High Speed Static CMOS RAM


■ FEATURES

- Fast access Time 100ns/120ns/150ns (max.)
- Low Power Standby Standby: 0.01mW (typ.)
- Low Power Operation Operating: 200mW (typ.)
- Capability of Battery Back-up Operation
- Single +5V Supply
- Completely Static Memory. . . . No clock or Timing Strobe Required
- Equal Access and Cycle Time
- Common Data Input and Output, Three State Output
- Directly TTL Compatible: All Input and Output
- Standard 28pin Package Configuration
- Pin Out Compatible with 64K EPROM HN482764




(DP-28)

■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage *	V_T	-0.5 ** to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Storage Temperature (Under Bias)	T_{bias}	-10 to +85	°C

* With respect to GND. ** Pulse width 50ns: -3.0V

■ TRUTH TABLE

WE	CS ₁	CS ₂	OE	Mode	I/O Pin	V _{CC} Current	Note
X	H	X	X	Not Selected (Power Down)	High Z	<i>I_{SB}</i> , <i>I_{SB1}</i>	
X	X	L	X		High Z	<i>I_{SB}</i> , <i>I_{SB2}</i>	
H	L	H	H	Output Disabled	High Z	<i>I_{CC}</i> , <i>I_{CC1}</i>	
H	L	H	L	Read	Dout	<i>I_{CC}</i> , <i>I_{CC1}</i>	
L	L	H	H	Write	Din	<i>I_{CC}</i> , <i>I_{CC1}</i>	Write Cycle (1)
L	L	H	L		Din	<i>I_{CC}</i> , <i>I_{CC1}</i>	Write Cycle (2)

X: H or L

RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	—	6.0	V
	V_{IL}	-0.3*	—	0.8	V

* Pulse Width 50ns: -3.0V

DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, GND = 0V, $T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Condition	min	typ*	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{in} = \text{GND to } V_{CC}$	—	—	2	μA
Output Leakage Current	$ I_{LO} $	$\overline{\text{CS}}1 = V_{IH}$ or $\text{CS}2 = V_{IL}$ or $\text{OE} = V_{IH}$ or $\overline{\text{WE}} = V_{IL}$, $V_{I/O} = \text{GND to } V_{CC}$	—	—	2	μA
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}}1 = V_{IL}$, $\text{CS}2 = V_{IH}$, $I_{I/O} = 0\text{mA}$	—	40	80	mA
Average Operating Current	I_{CC1}	Min. cycle, duty=100%, $I_{I/O} = 0\text{mA}$	—	60	110	mA
Standby Power Supply Current	I_{SB}	$\overline{\text{CS}}1 = V_{IH}$ or $\text{CS}2 = V_{IL}$	—	1	3	mA
	I_{SB1}^{**}	$\overline{\text{CS}}1 \geq V_{CC} - 0.2\text{V}$, $\text{CS}2 \geq V_{CC} - 0.2\text{V}$ or $\text{CS}2 \leq 0.2\text{V}$	—	2	100	μA
	I_{SB2}^{**}	$\text{CS}2 \leq 0.2\text{V}$	—	2	100	μA
Output Voltage	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	—	0.4	V
	V_{OH}	$I_{OH} = -1.0\text{mA}$	2.4	—	—	V

* Typical limits are at $V_{CC} = 5.0\text{V}$, $T_a = 25^\circ\text{C}$ and specified loading.** V_{IL} min = -0.3V
CAPACITANCE ($f = 1\text{MHz}$, $T_a = 25^\circ\text{C}$)

Item	Symbol	Test Condition	typ	max	Unit
Input Capacitance	C_{in}	$V_{in} = 0\text{V}$	—	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0\text{V}$	—	8	pF

Note) This parameter is sampled and not 100% tested.

AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to $+70^\circ\text{C}$)

AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V

Input Rise and Fall Times: 10ns

Input and Output Timing Reference Level: 1.5V


Output Load: 1TTL Gate and $C_L = 100\text{pF}$ (including scope and jig)
READ CYCLE

Item	Symbol	HM6264LP-10		HM6264LP-12		HM6264LP-15		Unit	
		min	max	min	max	min	max		
Read Cycle Time	t_{RC}	100	—	120	—	150	—	ns	
Address Access Time	t_{AA}	—	100	—	120	—	150	ns	
Chip Selection to Output	$\overline{\text{CS}}1$	t_{CO1}	—	100	—	120	—	150	ns
	$\text{CS}2$	t_{CO2}	—	100	—	120	—	150	ns
Output Enable to Output Valid	t_{OE}	—	50	—	60	—	70	ns	
Chip Selection to Output in Low Z	$\overline{\text{CS}}1$	t_{LZ1}	10	—	10	—	15	—	ns
	$\text{CS}2$	t_{LZ2}	10	—	10	—	15	—	ns
Output Enable to Output in Low Z	t_{OLZ}	5	—	5	—	5	—	ns	
Chip Deselection to Output in High Z	$\overline{\text{CS}}1$	t_{HZ1}	0	35	0	40	0	50	ns
	$\text{CS}2$	t_{HZ2}	0	35	0	40	0	50	ns
Output Disable to Output in High Z	t_{OHZ}	0	35	0	40	0	50	ns	
Output Hold from Address Change	t_{OH}	10	—	10	—	15	—	ns	

NOTES: 1 t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

2 At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.

• READ CYCLE




NOTE : 1) \overline{WE} is high for Read Cycle


• WRITE CYCLE

Item	Symbol	HM6264LP-10		HM6264LP-12		HM6264LP-15		Unit	
		min	max	min	max	min	max		
Write Cycle Time	t_{WC}	100	—	120	—	150	—	ns	
Chip Selection to End of Write	t_{CW}	80	—	85	—	100	—	ns	
Address Setup Time	t_{AS}	0	—	0	—	0	—	ns	
Address Valid to End of Write	t_{AW}	80	—	85	—	100	—	ns	
Write Pulse Width	t_{WP}	60	—	70	—	90	—	ns	
Write Recovery Time	CS1, \overline{WE}	t_{WR1}	5	—	5	—	10	—	ns
	CS2	t_{WR2}	15	—	15	—	15	—	ns
Write to Output in High Z	t_{WHZ}	0	35	0	40	0	50	ns	
Data to Write Time Overlap	t_{DW}	40	—	50	—	60	—	ns	
Data Hold from Write Time	t_{DH}	0	—	0	—	0	—	ns	
\overline{OE} to Output in High Z	t_{OHZ}	0	35	0	40	0	50	ns	
Output Active from End of Write	t_{OW}	5	—	5	—	10	—	ns	

● WRITE CYCLE (1) ($\overline{\text{OE}}$ clock)



● WRITE CYCLE (2) ($\overline{\text{OE}}$ Low Fix)



- NOTES: 1) A write occurs during the overlap of a low $\overline{\text{CS1}}$, a high $\overline{\text{CS2}}$ and a low $\overline{\text{WE}}$. A write begins at the latest transition among $\overline{\text{CS1}}$ going low, CS2 going high and $\overline{\text{WE}}$ going low. A write ends at the earliest transition among $\overline{\text{CS1}}$ going high, CS2 going low and $\overline{\text{WE}}$ going high. t_{WP} is measured from the beginning of write to the end of write.
- 2) t_{CW} is measured from the later of $\overline{\text{CS1}}$ going low or CS2 going high to the end of write.
- 3) t_{AS} is measured from the address valid to the beginning of write.
- 4) t_{WR} is measured from the end of write to the address change.
 t_{WR1} applies in case a write ends at $\overline{\text{CS1}}$ or $\overline{\text{WE}}$ going high.
 t_{WR2} applies in case a write ends at CS2 going low.
- 5) During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- 6) If $\overline{\text{CS1}}$ goes low simultaneously with $\overline{\text{WE}}$ going low or after $\overline{\text{WE}}$ going low, the outputs remain in high impedance state.
- 7) Dout is the same phase of the latest written data in this write cycle.
- 8) Dout is the read data of next address.
- 9) If $\overline{\text{CS1}}$ is low and CS2 is high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.


■ **LOW V_{CC} DATA RETENTION CHARACTERISTICS ($T_a = 0$ to $+70$ °C)**

Item	Symbol	Test Condition	min	typ	max	Unit
V_{CC} for Data Retention	V_{DR1}	$CS1 \geq V_{CC} - 0.2V, CS2 \geq V_{CC} - 0.2V$ or $CS2 \leq 0.2V$	2.0	-	-	V
	V_{DR2}	$CS2 \leq 0.2V$	2.0	-	-	V
Data Retention Current	I_{CCDR1}	$V_{CC} = 3.0V, CS1 \geq V_{CC} - 0.2V, CS2 \geq V_{CC} - 0.2V$ or $CS2 \leq 0.2V$	-	1	50*	μA
	I_{CCDR2}	$V_{CC} = 3.0V, CS2 \leq 0.2V$	-	1	50*	μA
Chip Deselect to Data Retention Time	t_{CDR}	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t_R					
			t_{RC}^{**}	-	-	ns


* V_{IL} min = -0.3V, 20 μA max at $T_a = 0 \sim 40^\circ C$

** t_{RC} = Read Cycle Time

● **LOW V_{CC} DATA RETENTION WAVEFORM (1) ($\overline{CS1}$ Controlled)**




● **LOW V_{CC} DATA RETENTION WAVEFORM (2) ($CS2$ Controlled)**




NOTE: In Data Retention Mode, $\overline{CS2}$ controls the Address, \overline{WE} , $\overline{CS1}$, \overline{OE} and Din buffer. If $\overline{CS2}$ controls data retention mode, Vin for these inputs can be in the high impedance state. If $\overline{CS1}$ controls the data retention mode, $\overline{CS2}$ must satisfy either $CS2 > V_{CC} - 0.2V$ or $CS2 < 0.2V$. The other input levels (address, \overline{WE} , \overline{OE} , I/O) can be in the high impedance state.


SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. FREQUENCY




ACCESS TIME vs. LOAD CAPACITANCE




ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME vs. AMBIENT TEMPERATURE




INPUT LOW VOLTAGE vs. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE




OUTPUT CURRENT vs. OUTPUT VOLTAGE




OUTPUT CURRENT vs. OUTPUT VOLTAGE



STANDBY CURRENT vs. AMBIENT TEMPERATURE



STANDBY CURRENT vs. SUPPLY VOLTAGE




HM6264LFP-12, HM6264LFP-15


8192-word x 8-bit High Speed Static CMOS RAM

■ FEATURES


- High Density Small-sized Packaged
- Projection Area Reduced to One-Thirds of Conventional DIP
- Thickness Reduced to a Half of Conventional DIP
- High Speed: Fast Access Time 120/150ns (max)
- Single 5V Supply
- Low Power Standby and Low Power Operation
Standby: 10μW (typ.), Operation: 200mW (typ.)
- Capability of Battery Back-up Operation
- Completely Static RAM: No clock nor Timing Strobe Required
- Directly TTL Compatible: All Input and Output
- Equal Access and Cycle Time



■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage *	V_T	-0.5 ** to +7.0	V
Power Dissipation	PT	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Storage Temperature (Under Bias)	T_{bias}	-10 to +85	°C

* With respect to GND. ** Pulse width 50ns: -3.0V

■ TRUTH TABLE

WE	CS ₁	CS ₂	OE	Mode	I/O Pin	V _{CC} Current	Note
X	H	X	X	Not Selected (Power Down)	High Z	I_{SB}, I_{SB1}	
X	X	L	X	Not Selected (Power Down)	High Z	I_{SB}, I_{SB1}	
H	L	H	H	Output Disabled	High Z	I_{CC}, I_{CC1}	
H	L	H	L	Read	Dout	I_{CC}, I_{CC1}	
L	L	H	H	Write	Din	I_{CC}, I_{CC1}	Write Cycle (1)
L	L	H	L		Din	I_{CC}, I_{CC1}	Write Cycle (2)

X: H or L

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	-	6.0	V
	V_{IL}	-0.3*	-	0.8	V

* Pulse Width 50ns: -3.0V

■ DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, GND = 0V, $T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Condition	min	typ*	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{in} = \text{GND to } V_{CC}$	-	-	2	μA
Output Leakage Current	$ I_{LO} $	$\overline{\text{CS}}1 = V_{IH}$ or $\text{CS}2 = V_{IL}$ or $\overline{\text{OE}} = V_{IH}$ or $\overline{\text{WE}} = V_{IL}$, $V_{I/O} = \text{GND}$ or V_{CC}	-	-	2	μA
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}}1 = V_{IL}$, $\text{CS}2 = V_{IH}$, $I_{I/O} = 0\text{mA}$	-	40	80	mA
Average Operating Current	I_{CC1}	Min. cycle, duty=100%, $I_{I/O} = 0\text{mA}$	-	60	110	mA
Standby Power Supply Current	I_{SB}	$\overline{\text{CS}}1 = V_{IH}$ or $\text{CS}2 = V_{IL}$	-	1	3	mA
	I_{SB1}^{**}	$\overline{\text{CS}}1 \geq V_{CC} - 0.2\text{V}$, $\text{CS}2 \geq V_{CC} - 0.2\text{V}$ or $\text{CS}2 \leq 0.2\text{V}$	-	2	100	μA
	I_{SB2}^{**}	$\text{CS}2 \leq 0.2\text{V}$	-	2	100	μA
Output Voltage	V_{OL}	$I_{OL} = 2.1\text{mA}$	-	-	0.4	V
	V_{OH}	$I_{OH} = -1.0\text{mA}$	2.4	-	-	V

* Typical limits are at $V_{CC} = 5.0\text{V}$, $T_a = 25^\circ\text{C}$ and specified loading.

** V_{IL} min = -0.3V

■ CAPACITANCE ($f = 1\text{MHz}$, $T_a = 25^\circ\text{C}$)

Item	Symbol	Test Condition	typ	max	Unit
Input Capacitance	C_{in}	$V_{in} = 0\text{V}$	-	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0\text{V}$	-	8	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to $+70^\circ\text{C}$)

● AC TEST CONDITIONS

Input Pulse Levels: 0.8 to 2.4V

Input Rise and Fall Times: 10ns

Input and Output Timing Reference Level: 1.5V

Output Load: 1TTL Gate and $C_L = 100\text{pF}$ (including scope and jig)


● READ CYCLE

Item	Symbol	HM6264LFP-12		HM6264LFP-15		Unit	
		min	max	min	max		
Read Cycle Time	t_{RC}	120	-	150	-	ns	
Address Access Time	t_{AA}	-	120	-	150	ns	
Chip Selection to Output	$\overline{\text{CS}}1$	t_{CO1}	-	120	-	150	ns
	$\text{CS}2$	t_{CO2}	-	120	-	150	ns
Output Enable to Output Valid	$\overline{\text{OE}}$	-	60	-	70	ns	
Chip Selection to Output in Low Z	$\overline{\text{CS}}1$	t_{LZ1}	10	-	15	-	ns
	$\text{CS}2$	t_{LZ2}	10	-	15	-	ns
Output Enable to Output in Low Z	$\overline{\text{OE}}$	t_{OLZ}	5	-	5	-	ns
Chip Deselection to Output in High Z	$\overline{\text{CS}}1$	t_{HZ1}	0	40	0	50	ns
	$\text{CS}2$	t_{HZ2}	0	40	0	50	ns
Output Disable to Output in High Z	$\overline{\text{OE}}$	t_{OHZ}	0	40	0	50	ns
Output Hold from Address Change	$\overline{\text{OE}}$	t_{OH}	10	-	15	-	ns

NOTES: 1 t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

2 At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.

• READ CYCLE




NOTE : 1) \overline{WE} is high for Read Cycle


• WRITE CYCLE

Item	Symbol	HM6264LFP-12		HM6264LFP-15		Unit	
		min	max	min	max		
Write Cycle Time	t_{WC}	120	—	150	—	ns	
Chip Selection to End of Write	t_{CW}	85	—	100	—	ns	
Address Setup Time	t_{AS}	0	—	0	—	ns	
Address Valid to End of Write	t_{AW}	85	—	100	—	ns	
Write Pulse Width	t_{WP}	70	—	90	—	ns	
Write Recovery Time	CS1, \overline{WE}	t_{WR1}	5	—	10	—	ns
	CS2	t_{WR2}	15	—	15	—	ns
Write to Output in High Z	t_{WHZ}	0	40	0	50	ns	
Data to Write Time Overlap	t_{DW}	50	—	60	—	ns	
Data Hold from Write Time	t_{DH}	0	—	0	—	ns	
OE to Output in High Z	t_{OHZ}	0	40	0	50	ns	
Output Active from End of Write	t_{OW}	5	—	10	—	ns	

• WRITE CYCLE (1) ($\overline{\text{OE}}$ clock)



• WRITE CYCLE (2) ($\overline{\text{OE}}$ Low Fix)



- NOTES: 1) A write occurs during the overlap of a low $\overline{\text{CS1}}$, a high $\overline{\text{CS2}}$ and a low $\overline{\text{WE}}$. A write begins at the latest transition among $\overline{\text{CS1}}$ going low, $\overline{\text{CS2}}$ going high and $\overline{\text{WE}}$ going low. A write ends at the earliest transition among $\overline{\text{CS1}}$ going high, $\overline{\text{CS2}}$ going low and $\overline{\text{WE}}$ going high. t_{WP} is measured from the beginning of write to the end of write.
- 2) t_{CW} is measured from the later of $\overline{\text{CS1}}$ going low or $\overline{\text{CS2}}$ going high to the end of write.
- 3) t_{AS} is measured from the address valid to the beginning of write.
- 4) t_{WR} is measured from the end of write to the address change.
 t_{WR1} applies in case a write ends at $\overline{\text{CS1}}$ or $\overline{\text{WE}}$ going high.
 t_{WR2} applies in case a write ends at $\overline{\text{CS2}}$ going low.
- 5) During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- 6) If $\overline{\text{CS1}}$ goes low simultaneously with $\overline{\text{WE}}$ going low or after $\overline{\text{WE}}$ going low, the outputs remain in high impedance state.
- 7) t_{DW} is the same phase of the latest written data in this write cycle.
- 8) t_{DH} is the read data of next address.
- 9) If $\overline{\text{CS1}}$ is low and $\overline{\text{CS2}}$ is high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.


■ LOW V_{CC} DATA RETENTION CHARACTERISTICS ($T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Condition	min	typ	max	Unit
V_{CC} for Data Retention	V_{DR1}	$\overline{CS1} \geq V_{CC} - 0.2\text{V}, CS2 \geq V_{CC} - 0.2\text{V}$ or $CS2 \leq 0.2\text{V}$	2.0	-	-	V
	V_{DR2}	$CS2 \leq 0.2\text{V}$	2.0	-	-	V
Data Retention Current	I_{CCDR1}	$V_{CC} = 3.0\text{V}, \overline{CS1} \geq V_{CC} - 0.2\text{V}, CS2 \geq V_{CC} - 0.2\text{V}$ or $CS2 \leq 0.2\text{V}$	-	1	50*	μA
	I_{CCDR2}	$V_{CC} = 3.0\text{V}, CS2 \leq 0.2\text{V}$	-	1	50*	μA
Chip Deselect to Data Retention Time	t_{CDR}	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t_R		t_{RC}^{**}	-	-	ns


* V_{IL} min = -0.3V, 20 μA max at $T_a = 0 \sim 40^\circ\text{C}$.

** t_{RC} = Read Cycle Time

● LOW V_{CC} DATA RETENTION WAVEFORM (1) ($\overline{CS1}$ Controlled)



● LOW V_{CC} DATA RETENTION WAVEFORM (2) ($CS2$ Controlled)



NOTE: In Data Retention Mode, $CS2$ controls the Address, \overline{WE} , $\overline{CS1}$, \overline{OE} and Din buffer. If $CS2$ controls data retention mode, Vin for these inputs can be in the high impedance state. If $\overline{CS1}$ controls the data retention mode, $CS2$ must satisfy either $CS2 \geq V_{CC} - 0.2\text{V}$ or $CS2 \leq 0.2\text{V}$. The other input levels (address, \overline{WE} , \overline{OE} , I/O) can be in the high impedance state.



HM6287P-55, HM6287P-70 HM6287CG-55, HM6287CG-70

65536-word × 1-bit High Speed Static CMOS RAM

■ FEATURES


- High Speed: Fast Access Time 55/70ns (max.)
- Single 5V Supply and High Density 22 Pin Package
- Low Power Standby and Low Power Operation
Standby: 100 μ W (typ.), Operation: 300mW (typ.)
- Completely Static Memory
No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Directly TTL Compatible: All Inputs and Output

■ BLOCK DIAGRAM




■ PIN ARRANGEMENT

● HM6287 P Series



● HM6287CG Series



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND*	V_T	-0.5 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	Plastic	-55 to +125	°C
	Ceramic	-65 to +150	
Temperature Under Bias	T_{bias}	-10 to +85	°C

* V_T min = -3.5V (Pulse width 20ns)

■ TRUTH TABLE

CS	WE	Mode	V_{CC} Current	Dout Pin	Ref. Cycle
H	X	Not Selected	I_{SB}, I_{SB1}	High Z	-
L	H	Read	I_{CC}	Dout	Read Cycle
L	L	Write	I_{CC}	High Z	Write Cycle

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to +70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	-	6.0	V
	V_{IL}	-3.0*	-	0.8	V

*Pulse width 20ns, DC: -0.5V

■ DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, GND = 0V, $T_a = 0$ to +70°C)

Item	Symbol	Test Conditions	min	typ*	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC} = \text{Max.}, V_{in} = \text{GND to } V_{CC}$	-	-	2.0	μA
Output Leakage Current	$ I_{LO} $	$\overline{\text{CS}} = V_{IH}, V_{out} = \text{GND to } V_{CC}$	-	-	2.0	μA
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}} = V_{IL}, I_{out} = 0\text{mA}$	-	60	100	mA
Standby Power Supply Current	I_{SB}	$\overline{\text{CS}} = V_{IH}$	-	10	30	mA
	I_{SB1}	$\overline{\text{CS}} = V_{CC} - 0.2\text{V}, V_{IN} \leq 0.2\text{V or } \geq V_{CC} - 0.2\text{V}$	-	0.02	2.0	mA
Output Voltage	V_{OL}	$I_{OL} = 8\text{mA}$	-	-	0.4	V
	V_{OH}	$I_{OH} = -4.0\text{mA}$	2.4	-	-	V

* Typical limits are at $V_{CC} = 5.0\text{V}, T_a = 25^\circ\text{C}$ and specified loading.

■ CAPACITANCE ($f = 1\text{MHz}, T_a = 25^\circ\text{C}$)

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Capacitance	C_{in}	$V_{in} = 0\text{V}$	-	-	5	pF
Output Capacitance	C_{out}	$V_{out} = 0\text{V}$	-	-	7.5	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to $+70^\circ C$, unless otherwise noted)

● AC TEST CONDITIONS


Input Pulse Levels: GND to 3.0V

Input Rise and Fall Times: 5ns

Input and Output Timing Reference Levels: 1.5V


Output Load: See Figure

Output Load A



*Including scope & jig capacitance

Output Load B




*Including scope & jig capacitance


■ READ CYCLE

Item	Symbol	HM6287-55		HM6287-70		Unit	Notes
		min	max	min	max		
Read Cycle Time	t_{RC}	55	—	70	—	ns	1
Address Access Time	t_{AA}	—	55	—	70	ns	
Chip Select Access Time	t_{ACS}	—	55	—	70	ns	
Output Hold from Address Change	t_{OH}	5	—	5	—	ns	
Chip Selection to Output in Low Z	t_{LZ}	5	—	5	—	ns	2, 3, 7
Chip Deselection to Output in High Z	t_{HZ}	0	30	0	30	ns	2, 3, 7
Chip Selection to Power Up Time	t_{pu}	0	—	0	—	ns	
Chip Deselection to Power Down Time	t_{PD}	—	40	—	40	ns	

● Timing Waveform of Read Cycle No. 1⁽⁴⁾⁽⁵⁾



● Timing Waveform of Read Cycle No. 2⁽⁴⁾⁽⁶⁾




- Notes:
1. All Read Cycle timings are referenced from last valid address to the first transitioning address.
 2. At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to device.
 3. Transition is measured ± 500 mV from steady state voltage with specified loading in Load B.
 4. WE is high for READ Cycle.
 5. Device is continuously selected, while $\overline{CS} = V_{IL}$.
 6. Address valid prior to or coincident with \overline{CS} transition low.
 7. This parameter is sampled and not 100% tested.


● WRITE CYCLE

Item	Symbol	HM6287-55		HM6287-70		Unit	Notes
		min	max	min	max		
Write Cycle Time	t_{WC}	55	—	70	—	ns	2
Chip Selection to End of Write	t_{CW}	50	—	55	—	ns	
Address Valid to End of Write	t_{AW}	50	—	55	—	ns	
Address Setup Time	t_{AS}	0	—	0	—	ns	
Write Pulse Width	t_{WP}	35	—	40	—	ns	
Write Recovery Time	t_{WR}	0	—	0	—	ns	
Data Valid to End of Write	t_{DW}	25	—	30	—	ns	
Data Hold Time	t_{DH}	0	—	0	—	ns	
Write Enabled to Output in High Z	t_{WZ}	0	25	0	30	ns	3, 4
Output Active from End of Write	t_{OW}	0	—	0	—	ns	3, 4

● Timing Waveform of Write Cycle No. 1 (\overline{WE} Controlled)



● Timing Waveform of Write Cycle No. 1 (\overline{CS} Controlled)



- Notes) 1. If \overline{CS} goes high Simultaneously with \overline{WE} high, the output remains in a high impedance state.
 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.
 4. This parameter is sampled and not 100% tested.



HM6287LP-55, HM6287LP-70

65536-word × 1-bit High Speed Static CMOS RAM


■ FEATURES

- High Speed: Fast Access Time 55/70ns (max.)
- Single 5V Supply and High Density 22 Pin Package
- Low Power Standby and Low Power Operation
Standby: 10 μ W (typ.), Operation: 300 mW (typ.)
- Completely Static Memory
No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Directly TTL Compatible: All Inputs and Output

■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to GND*	V_T	-0.5 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	$^{\circ}$ C
Storage Temperature	T_{stg}	-55 to +125	$^{\circ}$ C
Temperature Under Bias	T_{bias}	-10 to +85	$^{\circ}$ C

* V_T min = -3.5V (Pulse width 20ns)

■ TRUTH TABLE

CS	WE	Mode	V_{CC} Current	Dout Pin	Ref. Cycle
H	X	Not Selected	I_{SB}, I_{SB1}	High Z	
L	H	Read	I_{CC}	Dout	Read Cycle
L	L	Write	I_{CC}	High Z	Write Cycle

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	GND	0	0	0	V
Input Voltage	V_{IH}	2.2	-	6.0	V
	V_{IL}	-3.0*	-	0.8	V

*Pulse width 20ns, DC: -0.5V

■ DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5\text{V} \pm 10\%$, $\text{GND} = 0\text{V}$, $T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Conditions	min	typ*	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC} = \text{Max.}, V_{in} = \text{GND to } V_{CC}$	-	-	2.0	μA
Output Leakage Current	$ I_{LO} $	$\overline{\text{CS}} = V_{IH}, V_{out} = \text{GND to } V_{CC}$	-	-	2.0	μA
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}} = V_{IL}, I_{out} = 0\text{mA}$	-	60	100	mA
Standby Power Supply Current	I_{SB}	$\overline{\text{CS}} = V_{IH}$	-	10	30	mA
	I_{SB1}	$\overline{\text{CS}} = V_{CC} - 0.2\text{V}, V_{IN} \leq 0.2\text{V or } \geq V_{CC} - 0.2\text{V}$	-	2	100	μA
Output Voltage	V_{OL}	$I_{OL} = 8\text{mA}$	-	-	0.4	V
	V_{OH}	$I_{OH} = -4.0\text{mA}$	2.4	-	-	V

* Typical limits are at $V_{CC} = 5.0\text{V}$, $T_a = 25^\circ\text{C}$ and specified loading.

■ CAPACITANCE ($f = 1\text{MHz}$, $T_a = 25^\circ\text{C}$)

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Capacitance	C_{in}	$V_{in} = 0\text{V}$	-	-	5	pF
Output Capacitance	C_{out}	$V_{out} = 0\text{V}$	-	-	7.5	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ($V_{CC} = 5\text{V} \pm 10\%$, $T_a = 0$ to $+70^\circ\text{C}$, unless otherwise noted)

● AC TEST CONDITIONS


Input Pulse Levels: GND to 3.0V

Input Rise and Fall Times: 5ns

Input and Output Timing Reference Levels: 1.5V


Output Load: See Figure

Output Load A



*Including scope & jig capacitance

Output Load B




*Including scope & jig capacitance


■ READ CYCLE

Item	Symbol	HM6287-55		HM6287-70		Unit	Notes
		min	max	min	max		
Read Cycle Time	t_{RC}	55	—	70	—	ns	1
Address Access Time	t_{AA}	—	55	—	70	ns	
Chip Select Access Time	t_{ACS}	—	55	—	70	ns	
Output Hold from Address Change	t_{OH}	5	—	5	—	ns	
Chip Selection to Output in Low Z	t_{LZ}	5	—	5	—	ns	2, 3, 7
Chip Deselection to Output in High Z	t_{HZ}	0	30	0	30	ns	2, 3, 7
Chip Selection to Power Up Time	t_{pu}	0	—	0	—	ns	
Chip Deselection to Power Down Time	t_{PD}	—	40	—	40	ns	

● Timing Waveform of Read Cycle No. 1⁽⁴⁾⁽⁵⁾



● Timing Waveform of Read Cycle No. 2⁽⁴⁾⁽⁶⁾




- Notes:
1. All Read Cycle timings are referenced from last valid address to the first transitioning address.
 2. At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to device.
 3. Transition is measured ± 500 mV from steady state voltage with specified loading in Load B.
 4. \overline{WE} is high for READ Cycle.
 5. Device is continuously selected, while $\overline{CS} = V_{IL}$.
 6. Address valid prior to or coincident with \overline{CS} transition low.
 7. This parameter is sampled and not 100% tested.


● WRITE CYCLE

Item	Symbol	HM6287-55		HM6287-70		Unit	Notes
		min	max	min	max		
Write Cycle Time	t_{WC}	55	—	70	—	ns	2
Chip Selection to End of Write	t_{CW}	50	—	55	—	ns	
Address Valid to End of Write	t_{AW}	50	—	55	—	ns	
Address Setup Time	t_{AS}	0	—	0	—	ns	
Write Pulse Width	t_{WP}	35	—	40	—	ns	
Write Recovery Time	t_{WR}	0	—	0	—	ns	
Data Valid to End of Write	t_{DW}	25	—	30	—	ns	
Data Hold Time	t_{DH}	0	—	0	—	ns	
Write Enabled to Output in High Z	t_{WZ}	0	25	0	30	ns	3, 4
Output Active from End of Write	t_{OW}	0	—	0	—	ns	3, 4

● Timing Waveform of Write Cycle No. 1 (\overline{WE} Controlled)



● Timing Waveform of Write Cycle No. 1 (\overline{CS} Controlled)




- Notes)
1. If \overline{CS} goes high Simultaneously with \overline{WE} high, the output remains in a high impedance state.
 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Load B.
 4. This parameter is sampled and not 100% tested.

■ **LOW V_{CC} DATA RETENTION CHARACTERISTICS** ($T_a = 0$ to $+70^\circ\text{C}$)

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
V_{CC} for Data Retention	V_{DR}		2.0	-	-	V
Data Retention Current	I_{CCDR}		-	1	50**	μA
Chip Deselect to Data Retention Time	t_{CDR}		0	-	-	ns
Operation Recovery Time	t_R		t_{RC}^*			

* t_{RC} = Read Cycle Time ** $V_{CC} = 3.0\text{V}$

● **LOW V_{CC} DATA RETENTION WAVEFORM**




HM65256AP-12, HM65256AP-15, HM65256AP-20

Preliminary


32768-word × 8-bit High Speed Pseudo Static RAM

■ FEATURES


- Single 5V (±10%)
- High Speed
 - Access Time
 - CE Access Time 120/150/200ns
 - Address Access Time 60/75/100ns
 - (in static column mode)
 - Cycle Time
 - Random Read/Write Cycle Time 190/235/310ns
 - Static Column Mode Cycle Time 65/80/105ns
- Low Power
 - 175mW typ. Active.
- All inputs and outputs TTL compatible
- Static Column Mode Capability
- Non Multiplexed Address
- 256 Refresh Cycles (4ms)
- Refresh Functions
 - Address Refresh
 - Automatic Refresh
 - Self Refresh
 - Hidden Refresh



■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



(Top View)

Note)

The specifications of this device are subject to change without notice. Please contact your nearest Hitachi Sales Dept, regarding specifications.

■ TRUTH TABLE

\overline{CE}	\overline{OE} at \overline{CE} going Low	\overline{OE}	\overline{WE}	I/O Pin	Mode	Notes
L	H	L	H	Low Z	Read	
L	H	H	L	High Z	Write	
L	H	H	H	High Z	—	
L	L	L	X	Low Z	Hidden Refresh	Output Buffers must keep Low Impedance State in previous Precharge Cycle.
L	L	X	X	High Z	Auto-matic Refresh	Output Buffers must turn off in previous Precharge Cycle.
L	X	X	X	High Z	Self Refresh	\overline{CE} Pulse Width $\geq 10\mu$ sec.
H	X	H	X	High Z	Standby	
H	X	L	X	X	—	Once Dout Buffers turn off, Output Buffers remain in High Impedance State.

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Ratings	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	V
Power Dissipation	P_T	1	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Temperature under Bias	T_{bias}	-10 to +85	°C

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to +70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
Input Voltage	V_{IH}	2.2	—	6.0	V
	V_{IL}	-1.0	—	0.8	V

■ DC ELECTRICAL CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $T_a=0$ to +70°C)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Operating Power Supply Current	I_{CC1}	$I_{I/O} = 0$ $t_{cyc} = \text{min.}$	—	35	65	mA
Standby Power Supply Current	I_{SB1}	$\overline{CE} = V_{IH}$, $\overline{OE} = V_{IH}$	—	1	2	mA
Standby Power Supply Current	I_{SB2}	$\overline{CE} > V_{CC} - 0.2V$ $\overline{OE} > V_{CC} - 0.2V$	—	0.4	0.6	mA
Operating Power Supply Current in Self Refresh Mode	I_{CC2}	$\overline{CE} = V_{IL}$	—	0.6	1	mA
Input Leakage Current	I_{LI}	$V_{CC} = 5.5V$ $V_{in} = V_{SS}$ to V_{CC}	-10	—	10	μA
Output Leakage Current	I_{LO}	$\overline{OE} = V_{IH}$ $V_{I/O} = V_{SS}$ to V_{CC}	-10	—	10	μA
Output Voltage	V_{OL}	$I_{OL} = 2.1$ mA	—	—	0.4	V
	V_{OH}	$I_{OH} = -1$ mA	2.4	—	—	V

■ AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_A = 0$ to $+70^\circ\text{C}$)

● AC TEST CONDITIONS

- Input Pulse Levels . . . 0.4 to 2.4V
- Input Rise and Fall Times . . . 5 ns

- Input Timing Reference Levels . . . 0.8V, 2.2V
- Output Load . . . 1TTL Gate and $C_L = 100\text{pF}$
(including jig and scope)

● READ AND WRITE MODE


Item	Symbol	HM65256AP-12		HM65256AP-15		HM65256AP-20		Unit	Note
		min	max	min	max	min	max		
Random Read or Write Cycle Time	t_{RC}	190	—	235	—	310	—	ns	
Read Modify Write Cycle Time	t_{RWC}	245	—	300	—	385	—	ns	
Chip Enable Access Time	t_{CEA}	—	120	—	150	—	200	ns	
Address Access Time	t_{AA}	—	60	—	75	—	100	ns	
Output Enable Access Time	t_{OEA}	—	50	—	60	—	75	ns	
Output Buffer Turn-off Delay	t_{OFF}	5	25	5	30	5	40	ns	(1)
Chip Enable Pulse Width	t_{CE}	120	10000	150	10000	200	10000	ns	
Chip Enable Precharge Time	t_p	60n	4m	75n	4m	100n	4m	s	
Address Set-up Time	t_{AS}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	20	—	25	—	30	—	ns	
Column Address Hold Time	t_{CAH}	120	—	150	—	200	—	ns	
Column Address Hold Time from $\overline{\text{CE}}$ going High	t_{AH}	0	—	0	—	0	—	ns	
Static Mode Read or Write Cycle Time	t_{RSC}	65	—	80	—	105	—	ns	
Read Command Set-up Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time	t_{RCH}	0	—	0	—	0	—	ns	
Output Enable Set-up Time	t_{OES}	0	—	0	—	0	—	ns	
Chip Enable to Output Enable Delay Time	t_{COD}	20	—	25	—	30	—	ns	
Output Hold Time from Column Address	t_{OH}	5	—	5	—	10	—	ns	
Write Command Set-up Time	t_{WCS}	0	—	0	—	0	—	ns	
Write Command Hold Time	t_{WCH}	30	—	35	—	40	—	ns	
Write Command Pulse Width	t_{WP}	20	—	25	—	30	—	ns	
Write Command to Chip Enable Lead Time	t_{WCL}	20	—	25	—	30	—	ns	
Column Address Set-up Time for Write	t_{ASW}	0	—	0	—	0	—	ns	
Column Address Hold Time after Write	t_{AHW}	0	—	0	—	0	—	ns	
Data In Set-up Time	t_{DS}	0	—	0	—	0	—	ns	
Data In Hold Time for Early Write	t_{DHC}	30	—	35	—	40	—	ns	
Data In Hold Time for Late Write	t_{DHW}	20	—	25	—	30	—	ns	
Output Enable to Data In Delay Time	t_{ODD}	25	—	30	—	35	—	ns	(4)
Data In Floating to Output Enable Delay Time	t_{DFO}	0	—	0	—	0	—	ns	(4)
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	(7)
Refresh Command Set-up Time	t_{RFS}	0	—	0	—	0	—	ns	
Refresh Command Hold Time	t_{RFH}	20	—	25	—	30	—	ns	
Chip Enable Pulse Width for Self Refresh	t_{CEF}	10000	—	10000	—	10000	—	ns	

(to be continued)


Item	Symbol	HM65256AP-12		HM65256AP-15		HM65256AP-20		Unit	Note
		min	max	min	max	min	max		
Chip Enable Pre-charge Time after Self Refresh	t_{PF}	190	—	235	—	330	—	ns	
Refresh Period	t_{REF}	—	4	—	4	—	4	ms	256 cycle

- Notes:
1. t_{OFF} (max) defines the time at which the output achieves the open circuit condition.
 2. Write starts with the later of \overline{CE} or \overline{WE} going low (except during a refresh cycle).
 3. If the first write pulse is applied within t_{CE} (min), the second write pulse must be applied after t_{CE} (min).
 4. If input signals of opposite phase to the outputs are applied in write cycle, \overline{OE} must disable output buffers prior to applying data to the device and data inputs must be floating prior to \overline{OE} turning on output buffers.
 5. Once \overline{OE} goes high and output buffers turn off in precharge cycle, automatic refresh cycle can start. Output buffers remain in high impedance state in automatic refresh cycle.
 6. Output buffers are in high impedance state, and not controlled by \overline{OE} in self refresh mode.
 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .


● READ CYCLE




● EARLY WRITE CYCLE (2)




● LATE WRITE CYCLE (2)




● READ MODIFY WRITE CYCLE (2)




● STATIC COLUMN MODE READ CYCLE




● **STATIC COLUMN MODE WRITE CYCLE (2),(3)**




● **HIDDEN REFRESH CYCLE**



● **AUTOMATIC REFRESH CYCLE (5)**



● **SELF REFRESH CYCLE (6)**



● Capacitance ($T_d = 25^\circ\text{C}, f = 1\text{MHz}$)

Item	Symbol	min	typ	max	Unit	Conditions
Input Pin Capacitance	C_{in}	-	-	5	pF	$V_{in} = 0\text{ V}$
I/O Pin Capacitance	$C_{I/O}$	-	-	7	pF	$V_{I/O} = 0\text{ V}$

Note) These parameters are not 100% tested.


MOS DYNAMIC RAM

HM48416AP-12, HM48416AP-15 HM48416AP-20


16384-word × 4-bit Dynamic Random Access Memory

■ FEATURES

- 16384-word × 4-bit Organization
- Single 5V (±10%)
- Low Power; 303mW Active, 20mW Standby
- High speed: Access Time 120ns/150ns/200ns (max)
- Page mode capability
- Output data controlled by $\overline{\text{CAS}}$, $\overline{\text{OE}}$
- TTL compatible
- 128 refresh cycles ($A_0 \sim A_6$, 2ms)



■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply Voltage relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to +70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
Input Voltage	V_{IH}	2.4	-	6.5	V
	V_{IL}	-1.0	-	0.8	V

Note All voltages referenced to V_{SS} .

■ PIN ARRANGEMENT



A0 ~ A7	Address Inputs
$\overline{\text{CAS}}$	Column Address Strobe
I/O1 ~ I/O4	Data In/Data Out
$\overline{\text{OE}}$	Output Enable
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{WRITE}}$	Read/Write Input
V_{CC}	Power (+5V)
V_{SS}	Ground

DC ELECTRICAL CHARACTERISTICS ($T_a=0$ to 70°C , $V_{CC}=5\text{V}\pm 10\%$, $V_{SS}=0\text{V}$)

Parameter	Symbol	HM48416AP-12		HM48416AP-15		HM48416AP-20		Unit	Notes
		min	max	min	max	min	max		
Operating Current (RAS, CAS Cycling; $t_{RC}=\text{min}$)	I_{CC1}	–	60	–	55	–	45	mA	1, 2
Standby Current ($\overline{\text{RAS}}=V_{IH}$, Dout=High Impedance)	I_{CC2}	–	3.5	–	3.5	–	3.5	mA	
Refresh Current (RAS Cycling, $\overline{\text{CAS}}=V_{IH}$, $t_{RC}=\text{min}$)	I_{CC3}	–	42	–	38	–	33	mA	2
Standby Current (RAS= V_{IH} , Dout Enable)	I_{CC5}	–	5.5	–	5.5	–	5.5	mA	1
Page Mode Current (RAS= V_{IL} , CAS Cycling; $t_{PC}=\text{min}$)	I_{CC6}	–	42	–	38	–	33	mA	1, 2
Input Leakage ($0 < V_{in} < 6.5\text{V}$)	I_{LI}	–10	10	–10	10	–10	10	μA	
Output Leakage (Dout is disabled, $0 < V_{out} < 5.5\text{V}$)	I_{LO}	–10	10	–10	10	–10	10	μA	
Output Levels High ($I_{out}=-5\text{mA}$)	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output Levels Low ($I_{out}=4.2\text{mA}$)	V_{OL}	0	0.4	0	0.4	0	0.4	V	

- Notes) 1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Current depends on cycle rate: maximum current is measured at the fastest cycle rate.

CAPACITANCE ($V_{CC}=5\text{V}\pm 10\%$, $T_a=25^\circ\text{C}$)

Parameter		Symbol	typ	max	Unit	Notes
Input Capacitance	Address	C_{in1}	–	5	pF	1
	RAS, CAS, WRITE, OE	C_{in2}	–	10	pF	1
Output Capacitance	Data In/Data out	$C_{I/O}$	–	10	pF	1, 2

- Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}}=V_{IH}$ to disable Dout.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
 $(T_a=0$ to 70°C , $V_{CC}=5\text{V}\pm 10\%$, $V_{SS}=0\text{V})^{1), 10)}$

Parameter	Symbol	HM48416AP-12		HM48416AP-15		HM48416AP-20		Unit	Note
		min	max	min	max	min	max		
Random Read or Write Cycle Time	t_{RC}	230	–	260	–	330	–	ns	
Read-Write Cycle Time	t_{RWC}	320	–	360	–	450	–	ns	
Page Mode Cycle Time	t_{PC}	130	–	145	–	190	–	ns	
Access Time from RAS	t_{RAC}	–	120	–	150	–	200	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	–	60	–	75	–	100	ns	3, 4
Output Buffer Turn-off Delay referenced to $\overline{\text{CAS}}$	t_{OFF1}	–	35	–	40	–	50	ns	5
Transition Time (Rise and Fall)	t_T	3	35	3	35	3	50	ns	6
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	100	–	100	–	120	–	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	120	10000	150	10000	200	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	60	10000	75	10000	100	10000	ns	
RAS to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	25	60	25	75	30	100	ns	7
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	60	–	75	–	100	–	ns	
CAS Hold Time	t_{CSH}	120	–	150	–	200	–	ns	
CAS to RAS Precharge Time	t_{CRP}	–10	–	–10	–	–10	–	ns	
Row Address Set-up Time	t_{ASR}	0	–	0	–	0	–	ns	
Row Address Hold Time	t_{RAH}	15	–	15	–	20	–	ns	
Column Address Set-up Time	t_{ASC}	0	–	0	–	0	–	ns	
Column Address Hold Time	t_{CAH}	20	–	25	–	30	–	ns	
Column Address Hold Time referenced to RAS	t_{AR}	80	–	100	–	130	–	ns	
Write Command Set-up Time	t_{WCS}	0	–	0	–	0	–	ns	8
Write Command Hold Time	t_{WCH}	40	–	45	–	55	–	ns	

(to be continued)

Parameter	Symbol	HM48416AP-12		HM48416AP-15		HM48416AP-20		Unit	Note
		min	max	min	max	min	max		
Write Command Hold Time referenced to $\overline{\text{RAS}}$	t_{WCR}	100	–	120	–	155	–	ns	
Write Command Pulse Width	t_{WP}	40	–	45	–	55	–	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	40	–	45	–	55	–	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	40	–	45	–	55	–	ns	
Data-in Set-up Time	t_{DS}	0	–	0	–	0	–	ns	9
Data-in Hold Time	t_{DH}	40	–	45	–	55	–	ns	9
Data-in Hold Time referenced to $\overline{\text{RAS}}$	t_{DHR}	100	–	120	–	155	–	ns	
Read Command Set-up Time	t_{RCS}	0	–	0	–	0	–	ns	
Read Command Hold Time referenced to $\overline{\text{CAS}}$	t_{RCH}	0	–	0	–	0	–	ns	
Read Command Hold Time referenced to $\overline{\text{RAS}}$	t_{RRH}	10	–	10	–	10	–	ns	
Refresh Period	t_{REF}	–	2	–	2	–	2	ms	
CAS to WE Delay Time	t_{CWD}	105	–	125	–	160	–	ns	8
RAS to WE Delay Time	t_{RWD}	165	–	200	–	260	–	ns	8
CAS Precharge Time (for Page-mode Cycle Only)	t_{CP}	60	–	60	–	80	–	ns	
CAS Precharge Time	t_{CPN}	35	–	40	–	50	–	ns	
RAS Precharge to CAS Hold Time	t_{RPC}	0	–	0	–	0	–	ns	
Access Time from OE	t_{OAC}	–	35	–	40	–	50	ns	3
Output Buffer Turn-off Delay referenced to $\overline{\text{OE}}$	t_{OFF2}	–	35	–	40	–	50	ns	5
$\overline{\text{OE}}$ to Data-in Delay Time	t_{ODD}	35	–	40	–	50	–	ns	11
OE Hold Time referenced to CAS	t_{OCH}	0	–	0	–	0	–	ns	

Notes:


1. AC measurements assume $t_T = 5\text{ns}$.
2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
5. $t_{OFF1}(\text{max})$ and $t_{OFF2}(\text{max})$ define the time at which the output achieves the open circuit condition.
6. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
7. Operation within the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
8. t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters.

They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data output pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{RWD} \geq t_{RWD}(\text{min})$ the cycle is a read-write cycle and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


9. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
10. An initial pause of 100 μs is required after power-up followed by a minimum of 8 initialization cycles.
11. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffers prior to applying data to the device.

■ TIMING WAVEFORMS


● Read Cycle




● Early Write Cycle




● Delayed Write Cycle




● Read Modify Write Cycle




● Page Mode Read Cycle



● Page Mode Write Cycle



● RAS Only Refresh Cycle



* \overline{OE} , \overline{WE} : Don't care
 □ : Don't care

HM4864-2, HM4864-3 HM4864P-2, HM4864P-3

65536-word × 1-bit Dynamic Random Access Memory

The HM4864 is a 65,536-words by 1-bit, MOS random access memory circuit fabricated with HITACHI's double-poly N-channel silicon gate process for high performance and high functional density. The HM4864 uses a single transistor dynamic storage cell and dynamic control circuitry to achieve high speed and low power dissipation.

Multiplexed address inputs permit the HM4864 to be packaged in a standard 16 pin DIP on 0.3 inch centers.

This package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of +5V with $\pm 10\%$ tolerance, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs, on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of this memory system. The HM4864 also incorporates several flexible timing/operating modes.


In addition to the usual read, write, and read-modify-write cycles, the HM4864 is capable of delayed write cycles, page-mode operation and $\overline{\text{RAS}}$ -only refresh.

Proper control of the clock inputs ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{WE}}$) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

■ FEATURES


- Recognized industry standard 16-pin configuration
- 150ns access time, 270ns cycle time (HM4864-2, HM4864P-2)
- 200ns access time, 335ns cycle time (HM4864-3, HM4864P-3)
- Single power supply of +5V $\pm 10\%$ with a built-in V_{BB} generator
- Low Power; 330 mW active. 20 mW standby (max)
- The inputs TTL compatible, low capacitance, and protected against static charge
- Output data controlled by $\overline{\text{CAS}}$ and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary
- Common I/O capability using "early write" operation
- Read-Modify-Write, $\overline{\text{RAS}}$ -only refresh, and Page-mode capability
- 128 refresh cycle

HM4864-2, HM4864-3




(DG-16A)

HM4864P-2, HM4864P-3



(DP-16)


■ PIN ARRANGEMENT



(Top View)

A_0 - A_7	Address Inputs
$\overline{\text{CAS}}$	Column Address Strobe
Din	Data In
Dout	Data Out
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{WE}}$	Read/Write Input
V_{CC}	Power (+5V)
V_{SS}	Ground
A_0 - A_6	Refresh Address Input

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

- Voltage on any pin relative to V_{SS} -1.0 to +7V
- Operating Temperature, T_a (Ambient) 0 to +70°C
- Storage Temperature (Ambient) -65 to +150°C (Cerdip)
-55 to +125°C (Plastic)
- Short-circuit Output Current 50 mA
- Power Dissipation 1 W

RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to +70°C)

Parameter	Symbol	min	typ	max	Unit	Notes
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
	V_{SS}	0	0	0	V	
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	-1.0	—	0.8	V	1

DC ELECTRICAL CHARACTERISTICS ($T_a=0$ to +70°C, $V_{CC}=5V \pm 10\%$, $V_{SS}=0V$)

Parameter	Symbol	min	max	Unit	Notes
OPERATING CURRENT					
Average Power Supply Operating Current ($\overline{RAS}, \overline{CAS}$ Cycling; $t_{RC} = \text{min.}$)	I_{CC1}	—	60	mA	2, 4
STANDBY CURRENT					
Power Supply Standby Current ($\overline{RAS} = V_{IH}, \text{Dout} = \text{High Impedance}$)	I_{CC2}	—	3.5	mA	2
REFRESH CURRENT					
Average Power Supply Current, Refresh Mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}; t_{RC} = \text{min.}$)	I_{CC3}	—	45	mA	2, 4
PAGE MODE CURRENT					
Average Power Supply Current, Page-mode Operation ($\overline{RAS} = V_{IL}, \overline{CAS}$ Cycling; $t_{PC} = \text{min.}$)	I_{CC4}	—	45	mA	2, 4
INPUT LEAKAGE					
Input Leakage Current, any Input ($V_{in} = 0$ to +6.5V, all other pins not under test = 0V)	I_{LI}	-10	10	μA	
OUTPUT LEAKAGE					
Output Leakage Current (Dout is disabled, $V_{out} = 0$ to +5.5V)	I_{LO}	-10	10	μA	3
OUTPUT LEVELS					
Output High (Logic 1) Voltage ($I_{out} = -5 \text{ mA}$)	V_{OH}	2.4	V_{CC}	V	
Output Low (Logic 0) Voltage ($I_{out} = 4.2 \text{ mA}$)	V_{OL}	0	0.4	V	

NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} depends on output loading condition when the device is selected. I_{CC} max. is specified at the output open condition.
3. I_{LO} consists of leakage current only.
4. Current depends on cycle rate: maximum current is measured at the fastest cycle rate.

AC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	typ	max	Unit	Notes
Input Capacitance (A_0-A_7, Din)	C_{in1}	—	7	pF	1
Input Capacitance ($\overline{RAS}, \overline{CAS}, \overline{WE}$)	C_{in2}	—	10	pF	1
Output Capacitance (Dout)	C_{out}	—	7	pF	1, 2

NOTES

1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{CAS} = V_{IH}$ to disable DOUT .

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS ^{1), 2)}

($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	HM4864-2/P-2		HM4864-3/P-3		Unit	Notes
		min	max	min	max		
Random Read or Write Cycle Time	t_{RC}	270	—	335	—	ns	
Read-Write Cycle Time	t_{RWC}	270	—	335	—	ns	
Page Mode Cycle Time	t_{PC}	170	—	225	—	ns	
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	150	—	200	ns	4, 6
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	100	—	135	ns	5, 6
Output Buffer Turn-off Delay	t_{OFF}	0	40	0	50	ns	7
Transition Time (Rise and Fall)	t_T	3	35	3	50	ns	3
RAS Precharge Time	t_{RP}	100	—	120	—	ns	
RAS Pulse Width	t_{RAS}	150	10000	200	10000	ns	
RAS Hold Time	t_{RSH}	100	—	135	—	ns	
CAS Pulse Width	t_{CAS}	100	—	135	—	ns	
CAS Hold Time	t_{CSH}	150	—	200	—	ns	
RAS to CAS Delay Time	t_{RCD}	20	50	25	65	ns	8
CAS to RAS Precharge Time	t_{CRP}	-20	—	-20	—	ns	
Row Address Set-up Time	t_{ASR}	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	20	—	25	—	ns	
Column Address Set-up Time	t_{ASC}	-10	—	-10	—	ns	
Column Address Hold Time	t_{CAH}	45	—	55	—	ns	
Column Address Hold Time referenced to $\overline{\text{RAS}}$	t_{AR}	95	—	120	—	ns	
Read Command Set-up Time	t_{RCS}	0	—	0	—	ns	
Read Command Hold Time	t_{RCH}	0	—	0	—	ns	
Write Command Hold Time	t_{WCH}	45	—	55	—	ns	
Write Command Hold Time referenced to $\overline{\text{RAS}}$	t_{WCR}	95	—	120	—	ns	
Write Command Pulse Width	t_{WP}	45	—	55	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	45	—	55	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	45	—	55	—	ns	
Data-in Set-up Time	t_{DS}	0	—	0	—	ns	9
Data-in Hold Time	t_{DH}	45	—	55	—	ns	9
Data-in Hold Time referenced to $\overline{\text{RAS}}$	t_{DHR}	95	—	120	—	ns	
CAS Precharge Time (for Page-mode Cycle Only)	t_{CP}	60	—	80	—	ns	
Refresh Period	t_{REF}	—	2	—	2	ms	
Write Command Set-up Time	t_{WCS}	-20	—	-20	—	ns	10
CAS to WE Delay	t_{CWD}	60	—	80	—	ns	10
RAS to WE Delay	t_{RWD}	110	—	145	—	ns	10
RAS Precharge to CAS Hold Time	t_{RPC}	0	—	0	—	ns	

NOTES


- AC measurements assume $t_T = 5\text{ns}$.
- 8 cycles are required after power-on or prolonged periods (greater than 2ms) of $\overline{\text{RAS}}$ inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table t_{RAC} exceeds the value shown.
- Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
- Measured with a load circuit equivalent to 2TTL loads and 100 pF.
- $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation with the $t_{RCD}(\text{max})$ limit insures that

$t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .


- These parameters are reference to $\overline{\text{CAS}}$ leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{RWD} \geq t_{RWD}(\text{min})$ the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

■ TIMING WAVEFORMS


● READ CYCLE




● WRITE CYCLE




● READ-WRITE/READ-MODIFY-WRITE CYCLE




● "RAS-ONLY" REFRESH CYCLE



● PAGE MODE READ CYCLE




● PAGE MODE WRITE CYCLE




TYPICAL CHARACTERISTICS


**ACCESS TIME
vs. SUPPLY VOLTAGE**




**ACCESS TIME
vs. AMBIENT TEMPERATURE**




**SUPPLY CURRENT
vs. SUPPLY VOLTAGE**




**SUPPLY CURRENT
vs. AMBIENT TEMPERATURE**




**SUPPLY CURRENT
vs. CYCLE RATE**




**SUPPLY CURRENT
vs. SUPPLY VOLTAGE**




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. CYCLE RATE




SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




**SUPPLY CURRENT
vs. CYCLE RATE**




**INPUT LEVEL
vs. SUPPLY VOLTAGE**




**INPUT LEVEL
vs. AMBIENT TEMPERATURE**




**CLOCK INPUT LEVEL
vs. SUPPLY VOLTAGE**



**CLOCK INPUT LEVEL
vs. AMBIENT TEMPERATURE**





Note: $V_{CC} = 5.0V, T_a = 20^\circ C$

50ns

APPLICATION INFORMATION

POWER ON

An initial pause of 500 μs is required after power-up and a minimum of eight (8) initialization cycle, (any combination of cycles containing a \overline{RAS} clock such as \overline{RAS} -only refresh) must follow an initial pause.

The V_{CC} current (I_{CC}), dependent upon the input levels (\overline{RAS} , \overline{CAS}) and the rise time of V_{CC} , as shown in Fig. 1.

READ CYCLE

A read cycle begins with addresses stable and a negative going transition of \overline{RAS} . The time delay between the stable address and the start of \overline{RAS} -on is controlled by parameter t_{ASR} . Following the time when \overline{RAS} reaches its low level, the row address must be held stable long enough to be captured. This controlling parameter is t_{RAH} . Following this interval, the address can be changed from row address to column address. When the column address is stable, \overline{CAS} can be turned on. The leading edge of \overline{CAS} is controlled by parameter t_{RCD} . The basic limit on the \overline{CAS} leading edge is that \overline{CAS} can not start until the column address is stable, and this is controlled by parameter t_{ASC} . The column address must be held stable long enough to be captured. The controlling parameter is t_{CAH} . Note that t_{RCD} (max) is not an operating limit of the HM4864 though its specification is listed on the data sheets. If \overline{CAS} becomes on later than t_{RCD} (max), the access time from \overline{RAS} will be increased by the time which t_{RCD} exceeds t_{RCD} (max).

Following the time when \overline{CAS} reaches its low level, the data-out pin remains in a high impedance state until a valid data appears. This parameter is t_{CAC} -access time from \overline{CAS} . The access time from \overline{RAS} - t_{RAC} -is the time from \overline{RAS} -on to valid Dout.

The minimum value of t_{RAC} is derived as the sum of t_{RCD} (max) and t_{CAC} .

The selected output data is held valid internally until \overline{CAS} becomes high, and then Dout pin becomes high impedance.

This parameter is t_{OFF} .





Fig.1 I_{CC} vs. V_{CC} during power up.

● WRITE CYCLE

A write cycle is performed by bringing \overline{WE} low before or during \overline{CAS} -on.

Two different write cycles can be defined as;

Write cycle—Write data are available at the beginning of the \overline{CAS} -on so that the write operation starts at the beginning. In this mode, $Dout$ and \overline{WE} signal times are not in any critical path for determining cycle time.

Following the time when \overline{WE} reaches its low level, \overline{WE} must be held stable long enough to be captured. This \overline{WE} -on pulse duration is called t_{WP} . The time required to capture write data in a latch is called t_{DH} . This cycle is called an "early write".

Read Write cycle—This cycle starts as a read cycle, but as soon as the device specification is met, a write cycle is initiated.

\overline{WE} and Din are delayed until after $Dout$. This cycle is called a "delayed write". A "Read-modify-write" cycle is a variation of this operation. In this mode, Din and \overline{WE} become critical path signals for determining cycle time.

● CLOCK-OFF TIMING

\overline{RAS} and \overline{CAS} must stay on for $Dout$ stabilized to valid data. In the case of \overline{CAS} , this is controlled by parameter t_{CAS} (min).

In the case of \overline{RAS} , this is controlled by parameter t_{CAS} (min). Following the end of \overline{RAS} , \overline{CAS} must stay off long enough to precharge internal circuits. The only parameter of concern is t_{RP} . Normally \overline{CAS} is not required to be off for minimum time of t_{CRP} . However, in a page mode memory operation, there is a t_{CP} (min) specification to control the \overline{CAS} -off time.

● DATA OUTPUT

$Dout$ is three-state TTL compatible with a fan-out of two standard TTL loads.

When \overline{CAS} is high, $Dout$ is in a high impedance state. When \overline{CAS} is low, valid data appears after t_{CAC} at a read cycle, and $Dout$ is not valid as an early-write cycle.

● REFRESH

Refresh of the HM4864 is accomplished by performing a memory cycle at each of the 128 row addresses within each two millisecond time interval. A0 to A6 are refresh address pin compatible with standard 16K RAM (HM4716A, HM4816A). During refresh, either V_{IL} or V_{IH} is permitted for A7. Any cycle in which \overline{RAS} signal occurs refreshes the entire selected row. \overline{RAS} -only refresh results in substantial reduction in operating power. This reduction in power is reflected in the I_{CC3} specification.

● PAGE MODE

Page mode operation allows faster successive memory operations at multiple column locations of the same row address with increased speed.

This is done by strobing the row address into the chip and maintaining \overline{RAS} at a logic low throughout all successive \overline{CAS} memory cycles in which the row address is latched. As the time normally required for strobing a new row address is eliminated, access and cycle times can be decreased and the operating power is reduced. These are specifications.


HM4864A-12, HM4864A-15, HM4864A-20, HM4864AP-12, HM4864AP-15, HM4864AP-20

65536-word × 1-bit Dynamic Random Access Memory

FEATURES

- Industry standard 16-Pin DIP (plastic, Cerdip)
- Single 5V (±10%)
- On chip substrate bias generator
- Low Power: 250mW active, 18mW standby
- High speed: Access Time 120ns / 150ns / 200ns
- Common I/O capability using early write operation
- Page mode capability
- Output data controlled by $\overline{\text{CAS}}$
- TTL compatible
- 128 refresh cycles – (2ms)

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS


- Voltage on any pin relative to V_{SS} -1V to 7V
 Operating temperature, T_a (Ambient) 0°C to 70°C
 Storage temperature (Cerdip) -65°C to 150°C
 Storage temperature (Plastic) -55°C to 125°C
 Power dissipation 1 W
 Short circuit output current 50 mA

RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to 70°C)

Parameter	Symbol	min.	typ.	max.	Unit	Notes
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	-1.0	—	0.8	V	1


Notes : 1. All voltages referenced to V_{SS}

HM4864A-12, HM4864A-15,
HM4864A-20




(DG-16B)

HM4864AP-12, HM4864AP-15,
HM4864AP-20



(DP-16)

PIN ARRANGEMENT



(Top View)

- A0–A7 : Address Inputs
 CAS : Column Address Strobe
 Din : Data In
 Dout : Data Output
 RAS : Row Address Strobe
 WE : Read/Write Input
 V_{CC} : Power (+5V)
 V_{SS} : Ground
 A0–A6 : Refresh Address Inputs

HM4864A-12, HM4864A-15, HM4864A-20,
HM4864AP-12, HM4864AP-15, HM4864AP-20

■ DC ELECTRICAL CHARACTERISTICS ($T_a=0$ to 70°C , $V_{CC}=5\text{V}\pm 10\%$, $V_{SS}=0\text{V}$)

Parameter	Symbol	HM4864A/P-12		HM4864A/P-15		HM4864A/P-20		Unit	Notes
		min	max	min	max	min	max		
Operating Current(RAS,CAS Cycling; $t_{RC}=\text{min}$)	I_{CC1}	—	55	—	50	—	44	mA	1,2
Standby Current(RAS= V_{IH} ,Dout=High Impedance)	I_{CC2}	—	3.5	—	3.5	—	3.5	mA	
Refresh Current(RAS Cycling,CAS= V_{IH} , $t_{RC}=\text{min}$)	I_{CC3}	—	42	—	38	—	33	mA	2
Standby Current(RAS= V_{IH} ,Dout Enable)	I_{CC5}	—	5.5	—	5.5	—	5.5	mA	1
Page Mode Current(RAS= V_{IL} ,CAS Cycling; $t_{PC}=\text{min}$)	I_{CC6}	—	38	—	35	—	31	mA	1,2
Input Leakage($0 < V_{in} < 6.5\text{V}$)	I_{LI}	-10	10	-10	10	-10	10	μA	
Output Leakage(Dout is disabled, $0 < V_{out} < 5.5\text{V}$)	I_{LO}	-10	10	-10	10	-10	10	μA	
Output Levels High($I_{out}=-5\text{mA}$)	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output Levels Low($I_{out}=4.2\text{mA}$)	V_{OL}	0	0.4	0	0.4	0	0.4	V	

Notes) 1. I_{CC} depends on output loading condition when the device is selected. I_{IS} max. is specified at the output open condition.
2. Current depends on cycle rate: maximum current is measured at the fastest cycle rate.

■ CAPACITANCE ($V_{CC}=5\text{V}\pm 10\%$, $T_a=25^\circ\text{C}$)

Parameter	Symbol	typ	max	Unit	Notes	
Input Capacitance	$A_0 \sim A_7, \text{Din}$	C_{i+1}	—	5	pF	1
	RAS, CAS, WE	C_{i+2}	—	10	pF	1
Output Capacitance	Dout	C_{out}	—	7	pF	1, 2

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. CAS= V_{IH} to disable Dout.

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($T_a=0$ to 70°C , $V_{CC}=5\text{V}\pm 10\%$, $V_{SS}=0\text{V}$)


Parameter	Symbol	HM4864A-12		HM4864A-15		HM4864A-20		Unit	Notes
		min	max	min	max	min	max		
Access Time From RAS	t_{RAC}	—	120	—	150	—	200	ns	2, 3
Access Time From CAS	t_{CAC}	—	60	—	75	—	100	ns	3, 4
Output Buffer Turn-off Delay	t_{OFF}	—	35	—	40	—	50	ns	5
Transition Time (Rise and Fall)	t_T	3	35	3	35	3	50	ns	6
Random Read or Write Cycle Time	t_{RC}	220	—	260	—	330	—	ns	
RAS Precharge Time	t_{RP}	90	—	100	—	120	—	ns	
RAS Pulse Width	t_{RAS}	120	10000	150	10000	200	10000	ns	
CAS Pulse Width	t_{CAS}	60	10000	75	10000	100	10000	ns	
RAS to CAS Delay Time	t_{RCD}	25	60	25	75	30	100	ns	7
RAS Hold Time	t_{RSH}	60	—	75	—	100	—	ns	
CAS Hold Time	t_{CSH}	120	—	150	—	200	—	ns	
CAS to RAS Precharge Time	t_{CRP}	-10	—	-10	—	-10	—	ns	
Row Address Set-up Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	15	—	15	—	20	—	ns	
Column Address Set-up Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	25	—	30	—	ns	
Column Address Hold Time Referenced to RAS	t_{AR}	80	—	100	—	130	—	ns	
WE Command Set-up Time	t_{WCS}	0	—	0	—	0	—	ns	8
Write Command Hold Time	t_{WCH}	40	—	45	—	55	—	ns	
Write Command Hold Time Referenced to RAS	t_{WCR}	100	—	120	—	155	—	ns	
Write Command Pulse Width	t_{WP}	40	—	45	—	55	—	ns	
Write Command to RAS Lead Time	t_{RWL}	40	—	45	—	55	—	ns	
Write Command to CAS Lead Time	t_{CWL}	40	—	45	—	55	—	ns	
Data-in Set-up Time	t_{DS}	0	—	0	—	0	—	ns	9
Data-in Hold Time	t_{DH}	40	—	45	—	55	—	ns	9
Data-in Hold Time Referenced to RAS	t_{DHR}	100	—	120	—	155	—	ns	
Read Command Set-up Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time Referenced to CAS	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time Referenced to RAS	t_{RRH}	10	—	10	—	10	—	ns	
Refresh Period	t_{REF}	—	2	—	2	—	2	ms	
Read-Write Cycle Time	t_{RWC}	245	—	280	—	345	—	ns	
CAS to WE Delay	t_{CWD}	40	—	45	—	55	—	ns	8
RAS to WE Delay	t_{RWD}	100	—	120	—	155	—	ns	
Page Mode Cycle Time	t_{PC}	120	—	145	—	190	—	ns	
CAS Precharge Time (for Page-mode Cycle Only)	t_{CP}	50	—	60	—	80	—	ns	
CAS Precharge Time	t_{CPN}	30	—	35	—	45	—	ns	
RAS Precharge to CAS Hold Time	t_{RPC}	0	—	0	—	0	—	ns	

Notes


- AC measurements assume $t_T = 5\text{ns}$.
- Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2TTL loads and 100pF.
- Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
- $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not reference to output voltage levels.
- $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
- t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet is electrical characteristics only; if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data output pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{RWD} \geq t_{RWD}(\text{min})$ the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge is delayed write or read-modify-write cycles.
- An initial pause of $100\mu\text{s}$ is required after power-up followed by a minimum of 8 initialization cycles.

■ TIMING WAVEFORMS


● READ CYCLE




● WRITE CYCLE (EARLY WRITE)




● READ-WRITE/READ-MODIFY-WRITE CYCLE




● "RAS-ONLY" REFRESH CYCLE



● PAGE MODE READ CYCLE



●PAGE MODE WRITE CYCLE




HM4864ACG-12, HM4864ACG-15, HM4864ACG-20


65536-word × 1-bit Dynamic Random Access Memory

FEATURES

- 18-pin Leadless Chip Carrier
- Single 5V (±10%)
- On chip substrate bias generator
- Low Power: 250mW active, 18mW standby
- High speed: Access Time 120/150/200ns (max)
- Common I/O capability using early write operation
- Page mode capability
- Output data controlled by $\overline{\text{CAS}}$
- TTL compatible
- 128 refresh cycles/2ms



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Voltage on any pin relative to V_{SS}	-1V to +7V
Operating temperature, T_a (Ambient)	0°C to +70°C
Storage temperature	-65°C to +150°C
Power Dissipation	1W
Short circuit output current	50mA

RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to 70°C)

Parameter	Symbol	min.	typ.	max.	Unit	Notes
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	-1.0	—	0.8	V	1

Notes: 1. All voltages referenced to V_{SS} .

PIN ARRANGEMENT



(Bottom View)

- A0-A7 : Address Inputs
- CAS : Column Address Strobe
- Din : Data In
- Dout : Data Output
- RAS : Row Address Strobe
- WE : Read/Write Input
- V_{CC} : Power (+5V)
- V_{SS} : Ground
- A0-A6 : Refresh Address Inputs

■ DC ELECTRICAL CHARACTERISTICS ($T_a=0$ to 70°C , $V_{CC}=5\text{V}\pm 10\%$, $V_{SS}=0\text{V}$)

Parameter	Symbol	HM4864ACG-12		HM4864ACG-15		HM4864ACG-20		Unit	Notes
		min	max	min	max	min	max		
Operating Current(RAS,CAS Cycling; $t_{RC}=\text{min}$)	I_{CC1}	—	55	—	50	—	44	mA	1,2
Standby Current(RAS= V_{IH} ,Dout=High Impedance)	I_{CC2}	—	3.5	—	3.5	—	3.5	mA	
Refresh Current(RAS Cycling,CAS= V_{IH} , $t_{RC}=\text{min}$)	I_{CC3}	—	42	—	38	—	33	mA	2
Standby Current(RAS= V_{IH} ,Dout Enable)	I_{CC5}	—	5.5	—	5.5	—	5.5	mA	1
Page Mode Current(RAS= V_{IL} ,CAS Cycling; $t_{PC}=\text{min}$)	I_{CC6}	—	38	—	35	—	31	mA	1,2
Input Leakage($0 < V_{out} < 6.5\text{V}$)	I_{L1}	-10	10	-10	10	-10	10	μA	
Output Leakage(Dout is disabled, $0 < V_{out} < 5.5\text{V}$)	I_{L0}	-10	10	-10	10	-10	10	μA	
Output Levels High($I_{out}=-5\text{mA}$)	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output Levels Low($I_{out}=4.2\text{mA}$)	V_{OL}	0	0.4	0	0.4	0	0.4	V	

Notes) 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max. is specified at the output open condition.
 2. Current depends on cycle rate; maximum current is measured at the fastest cycle rate.

■ CAPACITANCE ($V_{CC}=5\text{V}\pm 10\%$, $T_a=25^\circ\text{C}$)

Item	Symbol	typ	max	Unit	Notes	
Input Capacitance	A_0-A_7, Din	C_{in1}	—	5	pF	1
	RAS, CAS, WE	C_{in2}	—	10	pF	1
Output Capacitance	Dout	C_{out}	—	7	pF	1, 2

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. CAS= V_{IH} to disable Dout.

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($T_a=0$ to 70°C , $V_{CC}=5\text{V}\pm 10\%$, $V_{SS}=0\text{V}$)

Parameter	Symbol	HM4864ACG-12		HM4864ACG-15		HM4864ACG-20		Unit	Notes
		min	max	min	max	min	max		
Access Time From RAS	t_{RAC}	—	120	—	150	—	200	ns	2,3
Access Time From CAS	t_{CAC}	—	60	—	75	—	100	ns	3,4
Output Buffer Turn-off Delay	t_{OFF}	—	35	—	40	—	50	ns	5
Transition Time (Rise and Fall)	t_T	3	35	3	35	3	50	ns	6
Random Read or Write Cycle Time	t_{RC}	220	—	260	—	330	—	ns	
RAS Precharge Time	t_{RP}	90	—	100	—	120	—	ns	
RAS Pulse Width	t_{RAS}	120	10000	150	10000	200	10000	ns	
CAS Pulse Width	t_{CAS}	60	10000	75	10000	100	10000	ns	
RAS to CAS Delay Time	t_{RCD}	25	60	25	75	30	100	ns	7
RAS Hold Time	t_{RSH}	60	—	75	—	100	—	ns	
CAS Hold Time	t_{CSH}	120	—	150	—	200	—	ns	
CAS to RAS Precharge Time	t_{CRP}	-10	—	-10	—	-10	—	ns	
Row Address Set-up Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	15	—	15	—	20	—	ns	
Column Address Set-up Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	25	—	30	—	ns	
Column Address Hold Time Referenced to RAS	t_{AR}	80	—	100	—	130	—	ns	
WE Command Set-up Time	t_{WCS}	0	—	0	—	0	—	ns	8
Write Command Hold Time	t_{WCH}	40	—	45	—	55	—	ns	
Write Command Hold Time Referenced to RAS	t_{WCR}	100	—	120	—	155	—	ns	
Write Command Pulse Width	t_{WP}	40	—	45	—	55	—	ns	
Write Command to RAS Lead Time	t_{RWL}	40	—	45	—	55	—	ns	
Write Command to CAS Lead Time	t_{CWL}	40	—	45	—	55	—	ns	
Data-in Set-up Time	t_{DS}	0	—	0	—	0	—	ns	9
Data-in Hold Time	t_{DH}	40	—	45	—	55	—	ns	9
Data-in Hold Time Referenced to RAS	t_{DHR}	100	—	120	—	155	—	ns	
Read Command Set-up Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time Referenced to CAS	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time Referenced to RAS	t_{RRH}	10	—	10	—	10	—	ns	
Refresh Period	t_{REF}	—	2	—	2	—	2	ms	
Read-Write Cycle Time	t_{RWC}	245	—	280	—	345	—	ns	
CAS to WE Delay	t_{CWD}	40	—	45	—	55	—	ns	8
RAS to WE Delay	t_{RWD}	100	—	120	—	155	—	ns	
Page Mode Cycle Time	t_{PC}	120	—	145	—	190	—	ns	
CAS Precharge Time (for Page-mode Cycle Only)	t_{CP}	50	—	60	—	80	—	ns	
CAS Precharge Time	t_{CPN}	30	—	35	—	45	—	ns	
RAS Precharge to CAS Hold Time	t_{RPC}	0	—	0	—	0	—	ns	


Notes

- 1. AC measurements assume $t_T = 5ns$.
- 2. Assumes that $t_{RCD} \leq t_{RCD}(max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \geq t_{RCD}(max)$.
- 5. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not reference to output voltage levels.
- 6. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 7. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .


- 8. t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet is electrical characteristics only; if $t_{WCS} \geq t_{WCS}(min)$, the cycle is an early write cycle and the data output pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD}(min)$ and $t_{RWD} \geq t_{RWD}(min)$ the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 9. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WE} leading edge in delayed write or read-modify-write cycles.
- 10. An initial pause of 100µs is required after power-up followed by a minimum of 8 initialization cycles.

TIMING WAVEFORMS


READ CYCLE




WRITE CYCLE (EARLY WRITE)




● READ-WRITE/READ-MODIFY-WRITE CYCLE




● "RAS-ONLY" REFRESH CYCLE



● PAGE MODE READ CYCLE



●PAGE MODE WRITE CYCLE




HM 50464P-12, HM 50464P-15, HM 50464P-20

65536-word x 4-bit Dynamic Random Access Memory

■ FEATURES


- Page mode capability
- Single 5V ($\pm 10\%$)
- On chip substrate bias generator
- Low power: 350 mW active, 20 mW standby
- High speed: Access Time 120ns/150ns/200ns
- Output data controlled by CAS or \overline{OE}
- TTL compatible
- 256 refresh cycles 4 ms
- 3 variations of refresh \overline{RAS} only refresh
CAS before RAS refresh
Hidden refresh

■ BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	V_T	-1 to +7	V
Supply Voltage relative to V_{SS}	V_{CC}	-1 to +7	V
Operating Temperature (Ambient)	T_{opr}	0 to +70	$^{\circ}C$
Storage Temperature (Ambient)	T_{stg}	-55 to +125	$^{\circ}C$
Power Dissipation	P_T	1.0	W
Short Circuit Output Current	I_{out}	50	mA



■ PIN ARRANGEMENT



$A_0 \sim A_7$	Address Inputs
CAS	Column Address Strobe
I/O1 ~ I/O4	Data In/Data Out
\overline{OE}	Output Enable
\overline{RAS}	Row Address Strobe
WRITE	Read/Write Input
V_{CC}	Power (+5V)
V_{SS}	Ground
$A_0 \sim A_7$ (Row)	Refresh Address Input

■ RECOMMENDED DC OPERATING CONDITION ($T_a = 0$ to $+70^\circ\text{C}$)

Parameter	Symbol	min.	typ.	max.	unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	V_{IH}	2.4	—	6.5	V
Input Low Voltage	V_{IL}	-1.0	—	0.8	V

Note) All voltage referenced to V_{SS} .

■ DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $+70^\circ\text{C}$)

Parameter	Symbol	HM50464P-12		HM50464P-15		HM50464P-20		Unit	Note
		min.	max.	min.	max.	min.	max.		
Operating Current ($t_{RC} = \text{min.}$)	I_{CC1}	—	83	—	70	—	55	mA	1
Standby Current ($\text{RAS} = V_{IH}$, Dout = Disable)	I_{CC2}	—	4.5	—	4.5	—	4.5	mA	
Refresh Current (RAS only refresh, $t_{RC} = \text{min.}$)	I_{CC3}	—	62	—	53	—	42	mA	
Standby Current ($\text{RAS} = V_{IH}$, Dout = Enable)	I_{CC5}	—	10	—	10	—	10	mA	1
Refresh Current (CAS before RAS refresh, $t_{RC} = \text{min.}$)	I_{CC6}	—	69	—	58	—	45	mA	1
Operating Current (Page mode, $t_{PC} = \text{min.}$)	I_{CC7}	—	57	—	48	—	37	mA	1
Input Leakage Current ($0 < V_{in} < 7V$)	I_{LI}	-10	10	-10	10	-10	10	μA	
Output Leakage Current ($0 < V_{out} < 7V$, Dout = Disable)	I_{LO}	-10	10	-10	10	-10	10	μA	
Output High Voltage ($I_{out} = -5 \text{ mA}$)	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output Low Voltage ($I_{out} = 4.2 \text{ mA}$)	V_{OL}	0	0.4	0	0.4	0	0.4	V	

Notes) 1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max. is specified at the output open condition.

■ CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $T_a = 25^\circ\text{C}$)

Parameter	Symbol	typ.	max.	Unit	Note
Input Capacitance	Address	—	5	pF	1
	RAS , CAS , $\overline{\text{WE}}$, $\overline{\text{OE}}$	—	10	pF	1
Output Capacitance	Data In/Data Out	—	10	pF	1, 2

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\text{CAS} = V_{IH}$ to disable Dout.

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $+70^\circ\text{C}$)

Parameter	Symbol	HM50464P-12		HM50464P-15		HM50464P-20		Unit	Note
		min.	max.	min.	max.	min.	max.		
Access Time from RAS	t_{RAC}	—	120	—	150	—	200	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	60	—	75	—	100	ns	3, 4
Output Buffer Turn-off Delay referenced to $\overline{\text{CAS}}$	t_{OFF1}	—	30	—	40	—	50	ns	5
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	6
Random Read or Write Cycle Time	t_{RC}	220	—	260	—	330	—	ns	
RAS Precharge Time	t_{RP}	90	—	100	—	120	—	ns	
RAS Pulse Width	t_{RAS}	120	10000	150	10000	200	10000	ns	
CAS Pulse Width	t_{CAS}	60	10000	75	10000	100	10000	ns	
RAS to CAS Delay Time	t_{RCD}	25	60	25	75	30	100	ns	7
RAS Hold Time	t_{RSH}	60	—	75	—	100	—	ns	
CAS Hold Time	t_{CSH}	120	—	150	—	200	—	ns	
CAS to RAS Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
Row Address Set-up Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	15	—	15	—	20	—	ns	
Column Address Set-up Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	25	—	30	—	ns	
Column Address Hold Time referenced to RAS	t_{AR}	80	—	100	—	130	—	ns	
Write Command Set-up Time	t_{WCS}	0	—	0	—	0	—	ns	8
Write Command Hold Time	t_{WCH}	40	—	45	—	55	—	ns	
Write Command Hold Time referenced to RAS	t_{WCR}	100	—	120	—	155	—	ns	
Write Command Pulse Width	t_{WP}	40	—	45	—	55	—	ns	
Write Command to RAS Lead Time	t_{RWL}	40	—	45	—	55	—	ns	
Write Command to CAS Lead Time	t_{CWL}	40	—	45	—	55	—	ns	
Data-in Set-up Time	t_{DS}	0	—	0	—	0	—	ns	9
Data-in Hold Time	t_{DH}	40	—	45	—	55	—	ns	9
Data-in Hold Time referenced to RAS	t_{DHR}	100	—	120	—	155	—	ns	

(to be continued)

Parameter	Symbol	HM50464P-12		HM50464P-15		HM50464P-20		Unit	Note
		min.	max.	min.	max.	min.	max.		
Read Command Set-up Time	t_{RCS}	0	-	0	-	0	-	ns	
Read Command Hold Time referenced to CAS	t_{RCH}	0	-	0	-	0	-	ns	
Read Command Hold Time referenced to RAS	t_{RPH}	10	-	10	-	10	-	ns	
Refresh Period	t_{REF}	-	4	-	4	-	4	ms	
Read-Write Cycle Time	t_{RWC}	305	-	360	-	450	-	ns	
CAS to WE Delay Time	t_{CWD}	100	-	125	-	160	-	ns	8
RAS to WE Delay Time	t_{RWD}	160	-	200	-	260	-	ns	8
CAS Precharge Time	t_{CPN}	50	-	60	-	80	-	ns	
CAS Set-up Time (CAS before RAS refresh)	t_{CSR}	10	-	10	-	10	-	ns	
CAS Hold Time (CAS before RAS refresh)	t_{CHR}	120	-	150	-	200	-	ns	
RAS Precharge to CAS Hold Time	t_{RPC}	0	-	0	-	0	-	ns	
Access Time from OE	t_{OAC}	-	30	-	35	-	45	ns	
Output Buffer Turn-off Delay referenced to OE	t_{OFF2}	-	30	-	40	-	50	ns	
OE to Data-in Delay Time	t_{ODD}	30	-	40	-	50	-	ns	
OE Hold Time referenced to WRITE	t_{OEH}	25	-	30	-	40	-	ns	
Page Mode Cycle Time	t_{PC}	120	-	145	-	190	-	ns	
CAS Precharge Time (for Page-mode Cycle Only)	t_{CP}	50	-	60	-	80	-	ns	
CAS Read-modify-write Cycle Time (Page-mode)	t_{PCM}	205	-	245	-	310	-	ns	


Notes)

1. AC measurements assume $t_T = 5ns$.
2. Assume that $t_{RCD} \leq t_{RCD} (max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
4. Assumes that $t_{RCD} \geq t_{RCD} (max)$.
5. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
7. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .

8. t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS} (min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD} (min)$ and $t_{RWD} \geq t_{RWD} (min)$, the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
9. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
10. An initial pause of 100 μs is required after power-up followed by a minimum of 8 initialization of cycles.
11. Minimum of 8 CAS before RAS refresh is required before using internal refresh counter.
12. In delayed write or read-modify-write cycles, OE must disable output buffers prior to applying data to the device.


■ TIMING WAVEFORMS

● READ CYCLE




* : Don't care

• EARLY WRITE CYCLE




* $\overline{\text{OE}}$: Don't care
 * : Don't care

• DELAYED WRITE CYCLE




* : Don't care

• READ MODIFY WRITE CYCLE



* : Don't care


• RAS ONLY REFRESH CYCLE




* \overline{OE} , \overline{WE} : Don't care

* : Don't care


● HIDDEN REFRESH CYCLE




● $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE



● COUNTER TEST




● PAGE MODE READ CYCLE




* : Don't care

● PAGE MODE WRITE CYCLE



* : Don't care

● PAGE MODE READ MODIFY WRITE CYCLE




HM50465P-12, HM50465P-15, HM50465P-20


65536-word x 4-bit Dynamic Random Access Memory

■ FEATURES


- Nibble mode capability
- Single 5V ($\pm 10\%$)
- On chip substrate bias generator
- Low power; 350 mW active, 20 mW standby
- High Speed: Access time 120 ns/150 ns/200 ns (max.)
- Output data controlled by $\overline{\text{CAS}}$ or $\overline{\text{OE}}$
- TTL compatible
- 256 refresh cycles 4 ms
- 3 variations of refresh RAS only refresh
CAS before RAS refresh
Hidden refresh



■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	V_T	-1 to +7	V
Supply Voltage relative to V_{SS}	V_{CC}	-1 to +7	V
Operating Temperature (Ambient)	T_{opr}	0 to +70	$^{\circ}\text{C}$
Storage Temperature (Ambient)	T_{stg}	-55 to +125	$^{\circ}\text{C}$
Power Dissipation	P_T	1.0	W
Short Circuit Output Current	I_{out}	50	mA

$A_0 \sim A_7$	Address Inputs
$\overline{\text{CAS}}$	Column Address Strobe
I/O1 ~ I/O4	Data In/Data Out
$\overline{\text{OE}}$	Output Enable
RAS	Row Address Strobe
WRITE	Read/Write Input
V_{CC}	Power (+5V)
V_{SS}	Ground
$A_0 \sim A_7$ (Row)	Refresh Address Inputs
A_0, A_1 (Column)	Nibble Address Inputs

RECOMMENDED DC OPERATING CONDITION ($T_a = 0$ to $+70^\circ\text{C}$)

Parameter	Symbol	min.	typ.	max.	unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	V_{IH}	2.4	—	6.5	V
Input Low Voltage	V_{IL}	-1.0	—	0.8	V

Note) All voltage referenced to V_{SS} .

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $+70^\circ\text{C}$)

Parameter	Symbol	HM50465P-12		HM50465P-15		HM50465P-20		Unit	Note
		min.	max.	min.	max.	min.	max.		
Operating Current ($t_{RC} = \text{min.}$)	I_{CC1}	—	83	—	70	—	55	mA	1
Standby Current ($\text{RAS} = V_{IH}$, Dout = Disable)	I_{CC2}	—	4.5	—	4.5	—	4.5	mA	
Refresh Current (RAS only refresh, $t_{RC} = \text{min.}$)	I_{CC3}	—	62	—	53	—	42	mA	
Standby Current ($\text{RAS} = V_{IH}$, Dout = Enable)	I_{CC5}	—	10	—	10	—	10	mA	1
Refresh Current (CAS before RAS refresh, $t_{RC} = \text{min.}$)	I_{CC6}	—	69	—	58	—	45	mA	1
Operating Current (Nibble mode, $t_{RC} = \text{min.}$)	I_{CC8}	—	57	—	48	—	37	mA	1
Input Leakage Current ($0 < V_{in} < 7V$)	I_{LI}	-10	10	-10	10	-10	10	μA	
Output Leakage Current ($0 < V_{out} < 7V$, Dout = Disable)	I_{LO}	-10	10	-10	10	-10	10	μA	
Output High Voltage ($I_{out} = -5 \text{ mA}$)	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output Low Voltage ($I_{out} = 4.2 \text{ mA}$)	V_{OL}	0	0.4	0	0.4	0	0.4	V	

Note) 1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max. is specified at the output open condition.

CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $T_a = 25^\circ\text{C}$)

Parameter	Symbol	typ.	max.	Unit	Note
Input Capacitance	Address	—	5	pF	1
	RAS , CAS , WE , OE	—	10	pF	1
Output Capacitance	Data In/Data Out	—	10	pF	1, 2

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\text{CAS} = V_{IH}$ to disable Dout.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $+70^\circ\text{C}$)

Parameter	Symbol	HM50465P-12		HM50465P-15		HM50465P-20		Unit	Note
		min.	max.	min.	max.	min.	max.		
Access Time from RAS	t_{RAC}	—	120	—	150	—	200	ns	2, 3
Access Time from CAS	t_{CAC}	—	60	—	75	—	100	ns	3, 4
Output Buffer Turn-off Delay referenced to CAS	t_{OFF1}	—	30	—	40	—	50	ns	5
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	6
Random Read or Write Cycle Time	t_{RC}	220	—	260	—	330	—	ns	
RAS Precharge Time	t_{RP}	90	—	100	—	120	—	ns	
RAS Pulse Width	t_{RAS}	120	10000	150	10000	200	10000	ns	
CAS Pulse Width	t_{CAS}	60	10000	75	10000	100	10000	ns	
RAS to CAS Delay Time	t_{RCD}	25	60	25	75	30	100	ns	7
RAS Hold Time	t_{RSH}	60	—	75	—	100	—	ns	
CAS Hold Time	t_{CSH}	120	—	150	—	200	—	ns	
CAS to RAS Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
Row Address Set-up Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	15	—	15	—	20	—	ns	
Column Address Set-up Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	25	—	30	—	ns	
Column Address Hold Time referenced to RAS	t_{AR}	80	—	100	—	130	—	ns	
Write Command Set-up Time	t_{WCS}	0	—	0	—	0	—	ns	8
Write Command Hold Time	t_{WCH}	40	—	45	—	55	—	ns	
Write Command Hold Time referenced to RAS	t_{WCR}	100	—	120	—	155	—	ns	
Write Command Pulse Width	t_{WP}	40	—	45	—	55	—	ns	
Write Command to RAS Lead Time	t_{RWL}	40	—	45	—	55	—	ns	
Write Command to CAS Lead Time	t_{CWL}	40	—	45	—	55	—	ns	
Data-in Set-up Time	t_{DS}	0	—	0	—	0	—	ns	9

(to be continued)

Parameter	Symbol	HM50465P-12		HM50465P-15		HM50465P-20		Unit	Note
		min.	max.	min.	max.	min.	max.		
Data-in Hold Time	t_{DH}	40	—	45	—	55	—	ns	9
Data-in Hold Time referenced to RAS	t_{DHR}	100	—	120	—	155	—	ns	
Read Command Set-up Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time referenced to CAS	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time referenced to RAS	t_{RRH}	10	—	10	—	10	—	ns	
Refresh Period	t_{REF}	—	4	—	4	—	4	ms	
Read-Write Cycle Time	t_{RWC}	305	—	360	—	450	—	ns	
CAS to WE Delay	t_{CWD}	100	—	125	—	160	—	ns	8
RAS to WE Delay	t_{RWD}	160	—	200	—	260	—	ns	8
CAS Precharge Time	t_{CPN}	50	—	60	—	80	—	ns	
CAS Hold Time (CAS before RAS refresh)	t_{CHR}	120	—	150	—	200	—	ns	
RAS Precharge to CAS Hold Time	t_{RPC}	0	—	0	—	0	—	ns	
Access Time from OE	t_{OAC}	—	30	—	35	—	45	ns	
Output Buffer Turn-off Delay referenced to OE	t_{OFF2}	—	30	—	40	—	50	ns	
OE to Data-in Delay Time	t_{ODD}	30	—	40	—	50	—	ns	
OE Hold Time referenced to WRITE	t_{OEH}	25	—	30	—	40	—	ns	
Nibble Mode Access Time	t_{NAC}	—	30	—	35	—	45	ns	
Nibble Mode RAS Cycle Time	t_{NRC}	410	—	480	—	610	—	ns	
Nibble Mode RAS Pulse Width	t_{NRA}	310	—	370	—	480	—	ns	
Nibble Mode Cycle Time	t_{NC}	60	—	70	—	90	—	ns	
Nibble Mode CAS Precharge Time	t_{NCP}	20	—	25	—	35	—	ns	
Nibble Mode CAS Pulse Width	t_{NCA}	30	—	35	—	45	—	ns	
Nibble Mode Write Command Hold Time	t_{NWCH}	30	—	35	—	45	—	ns	
Nibble Mode RAS Hold Time	t_{NRSH}	40	—	45	—	55	—	ns	
Nibble Mode Read-Write Cycle Time	t_{NRWC}	40	—	160	—	200	—	ns	
Nibble Mode CAS to WE Delay	t_{NCWD}	70	—	85	—	105	—	ns	
Nibble Mode Write Command to CAS Lead Time	t_{NCWL}	30	—	35	—	45	—	ns	
Nibble Mode Write Command Pulse Width	t_{NWP}	30	—	35	—	45	—	ns	


Notes)

1. AC measurements assume $t_T = 5$ ns.
2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
3. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
5. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. V_{IH} (min) and V_{IL} (max) are reference level for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
7. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .

8. t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{RWD} \geq t_{RWD}(\text{min})$, the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
9. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write on read-modify-write cycles.
10. An initial pause of 100 μs is required after power-up followed by a minimum of 8 initialization of cycles.
11. Minimum of 8 $\overline{\text{CAS}}$ before RAS refresh is required before using internal refresh counter.
12. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffers prior to applying data to the device.


■ TIMING WAVEFORMS

● Read Cycle




* : Don't care

● Early Write Cycle




* \overline{OE} : Don't care
 : Don't care

• Delayed Write Cycle




• Read Modify Write Cycle

* : Don't care




* : Don't care


● **RAS Only Refresh Cycle**




● **Hidden Refresh Cycle**




● **CAS Before RAS Refresh Cycle**




• Counter Test



• Nibble Mode Read Cycle




• Nibble Mode Write Cycle



* \overline{OE} : Don't care

• Nibble Mode Read Modify Write Cycle



HM50256-12, HM50256-15, HM50256-20, HM50256P-12, HM50256P-15, HM50256P-20 HM50256CP-12, HM50256CP-15, HM50256CP-20


262144-word × 1-bit Dynamic Random Access Memory

FEATURES


- Industry Standard 16-Pin DIP, 18-Pin PLCC
- Single 5V ($\pm 10\%$)
- On chip substrate bias generator
- Low Power: 350mW active, 20mW standby
- High speed: Access Time 120ns/150ns/200ns(max.)
- Common I/O capability using early write operation
- Page mode capability
- TTL compatible
- 256 refresh cycles ··· (4ms)
- 3 variations of refresh ··· $\overline{\text{RAS}}$ only refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh

PIN ARRANGEMENT

- HM50256/P Series




- HM50256CP Series




$A_0 \sim A_8$	Address Inputs
$\overline{\text{CAS}}$	Column Address Strobe
Din	Data In
Dout	Data Out
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{WE}}$	Read/Write Input
V_{CC}	Power (+5V)
V_{SS}	Ground
$A_0 \sim A_7$	Refresh Address Inputs

HM50256 Series




(DG-16B)

HM50256P Series



(DP-16A)


HM50256CP Series



(CP-18)

HM50256-12, HM50256-15, HM50256-20
HM50256P-12, HM50256P-15, HM50256P-20
HM50256CP-12, HM50256CP-15, HM50256CP-20

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V_{SS} -1V to +7V
 Operating temperature, T_a (Ambient) 0°C to +70°C
 Storage temperature (Cerdip) -65°C to +150°C
 (Plastic) -55°C to +125°C
 Short circuit output current 50mA
 Power dissipation 1W

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to +70°C)

Parameter	Symbol	min	typ	max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	-1.0	—	0.8	V	1

Note) 1. All voltages referenced to V_{SS}

■ DC ELECTRICAL CHARACTERISTICS ($T_a=0$ to +70°C, $V_{CC}=5V \pm 10\%$, $V_{SS}=0V$)

Parameter	Symbol	HM50256-12		HM50256-15		HM50256-20		Unit	Notes
		min	max	min	max	min	max		
Operating Current(RAS, CAS Cycling : $t_{RC} = \text{min}$)	I_{CC1}	—	83	—	70	—	55	mA	1
Standby Current($\overline{\text{RAS}} = V_{IH}$, Dout = High Impedance)	I_{CC2}	—	4.5	—	4.5	—	4.5	mA	
Refresh Current(RAS only Refresh, $t_{RC} = \text{min}$)	I_{CC3}	—	62	—	53	—	42	mA	
Standby Current(RAS = V_{IH} , Dout Enable)	I_{CC5}	—	10	—	10	—	10	mA	1
Refresh Current(CAS before $\overline{\text{RAS}}$ Refresh, $t_{RC} = \text{min}$)	I_{CC6}	—	69	—	58	—	45	mA	
Page Mode Supply Current (RAS = V_{IL} , CAS Cycling, $t_{PC} = \text{min}$)	I_{CC7}	—	57	—	48	—	37	mA	
Input leakage($0 < V_{in} < 7V$)	I_{LI}	-10	10	-10	10	-10	10	μA	
Output leakage($0 < V_{out} < 7V$, Dout = Disable)	I_{LO}	-10	10	-10	10	-10	10	μA	
Output levels High($I_{out} = -5mA$)	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output levels Low($I_{out} = 4.2mA$)	V_{OL}	0	0.4	0	0.4	0	0.4	V	

Notes) 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition.

HM50256-12, HM50256-15, HM50256-20
HM50256P-12, HM50256P-15, HM50256P-20
HM50256CP-12, HM50256CP-15, HM50256CP-20

■ **CAPACITANCE** ($V_{CC}=5V\pm 10\%$, $T_a=25^\circ C$)

Parameter		Symbol	typ	max	Unit	Notes
Input Capacitance	Address, Data-in	C_{I1}	—	5	pF	1
	Clocks	C_{I2}	—	7		1, 2
Output Capacitance	Data-out	C_O	—	7		1, 2

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $CAS = V_{IH}$ to disable Dout.

■ **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

($T_a=0$ to $+70^\circ C$, $V_{CC}=5V\pm 10\%$, $V_{SS}=0V$) ^{1), 10), 11)}


Parameter	Symbol	HM50256-12		HM50256-15		HM50256-20		Unit	Notes
		min	max	min	max	min	max		
Random Read or Write Cycle Time	t_{RC}	220	—	260	—	330	—	ns	
Read-Write Cycle Time	t_{RWC}	265	—	310	—	390	—	ns	
RAS to CAS Delay Time	t_{RCD}	25	60	25	75	30	100	ns	7
Access Time from RAS	t_{RAC}	—	120	—	150	—	200	ns	2, 3
Access Time from CAS	t_{CAC}	—	60	—	75	—	100	ns	3, 4
Output Buffer Turn-off Delay	t_{OFF}	—	30	—	40	—	50	ns	5
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	6
RAS Precharge Time	t_{RP}	90	—	100	—	120	—	ns	
RAS Pulse Width	t_{RAS}	120	10000	150	10000	200	10000	ns	
RAS Hold Time	t_{RSH}	60	—	75	—	100	—	ns	
CAS Hold Time	t_{CSH}	120	—	150	—	200	—	ns	
CAS Pulse Width	t_{CAS}	60	10000	75	10000	100	10000	ns	
CAS to RAS Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
Row Address Set-up Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	15	—	15	—	20	—	ns	
Column Address Set-up Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	25	—	30	—	ns	
Column Address Hold Time referenced to RAS	t_{AR}	80	—	100	—	130	—	ns	
Read Command Set-up Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time referenced to CAS	t_{RCH}	0	—	0	—	0	—	ns	
Write Command Set-up Time	t_{WCS}	0	—	0	—	0	—	ns	8
Write Command Hold Time	t_{WCH}	40	—	45	—	55	—	ns	
Write Command Hold Time referenced to RAS	t_{WCR}	100	—	120	—	155	—	ns	
Write Command Pulse Width	t_{WP}	40	—	45	—	55	—	ns	
Write Command to RAS Lead Time	t_{RWL}	40	—	45	—	55	—	ns	
Write Command to CAS Lead Time	t_{RWL}	40	—	45	—	55	—	ns	
Data-in Set-up Time	t_{DS}	0	—	0	—	0	—	ns	9
Data-in Hold Time	t_{DH}	40	—	45	—	55	—	ns	8, 9
Data-in Hold Time referenced to RAS	t_{DHR}	100	—	120	—	155	—	ns	
RAS to WE Delay	t_{RWD}	120	—	150	—	200	—	ns	
CAS to WE Delay	t_{CWD}	60	—	75	—	100	—	ns	8
Page Mode Read or Write Cycle	t_{PC}	120	—	145	—	190	—	ns	
Page Mode Read Modify Write Cycle	t_{PCM}	165	—	195	—	250	—	ns	
CAS Precharge Time, Page Cycle	t_{CP}	50	—	60	—	80	—	ns	
Read Command Hold Time referenced to RAS	t_{RRH}	10	—	10	—	10	—	ns	
Refresh Period	t_{REF}	—	4	—	4	—	4	ms	
CAS Set-up Time	t_{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS before RAS Refresh)	t_{CHR}	120	—	150	—	200	—	ns	
RAS Precharge to CAS Hold Time	t_{RPC}	0	—	0	—	0	—	ns	

Notes


1. AC measurements assume $t_T = 5\text{ns}$.
2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
5. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and output voltage levels are not referred.
6. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
7. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, access time is controlled exclusively by t_{CAC} .
8. t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data output pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{RWD} \geq t_{RWD}(\text{min})$, the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
9. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.
10. An initial pause of $100\mu\text{s}$ is required after power-up then execute at least 8 initialization cycles.
11. At least, 8 CAS before RAS refresh cycles are required before using internal refresh counter.

■ TIMING WAVEFORMS


● READ CYCLE



● WRITE CYCLE




● READ MODIFY WRITE CYCLE




HM50256-12, HM50256-15, HM50256-20
HM50256P-12, HM50256P-15, HM50256P-20
HM50256CP-12, HM50256CP-15, HM50256CP-20


● **RAS ONLY REFRESH CYCLE**




● **HIDDEN REFRESH CYCLE**




● **CAS BEFORE RAS REFRESH CYCLE**



● PAGE MODE WRITE CYCLE



● PAGE MODE READ MODIFY WRITE CYCLE



HM50257-12, HM50257-15, HM50257-20, HM50257P-12, HM50257P-15, HM50257P-20 HM50257CP-12, HM50257CP-15, HM50257CP-20


262144-word \times 1-bit Dynamic Random Access Memory

FEATURES


- Industry standard 16-pin DIP, 18-pin PLCC
- Single 5V ($\pm 10\%$)
- On chip substrate bias generator
- Low Power: 350mW active, 20mW standby
- High speed: Access Time 120ns/150ns/200ns (max.)
- Common I/O capability using early write operation
- Nibble mode capability
- TTL compatible
- 256 refresh cycles (4ms)
- 3 Variations of refresh; RAS only refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh

PIN ARRANGEMENT

HM50257/P Series




HM50257CP Series



A ₀ ~A ₈	Address Inputs
$\overline{\text{CAS}}$	Column Address Strobe
Din	Data In
Dout	Data Out
$\overline{\text{RAS}}$	Row Address Strobe
WE	Read/Write Input
V _{cc}	Power (+5V)
V _{ss}	Ground
A ₀ ~A ₇	Refresh Address Inputs

HM50257 Series




(DG-16B)

HM50257P Series




(DP-16A)

HM50257CP Series



(CP-18)

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V_{SS} -1V to +7V
 Operating temperature, T_a (Ambient) 0°C to +70°C
 Storage temperature (Cerdip) -65°C to +150°C
 (Plastic) -55°C to +125°C
 Short circuit output current 50mA
 Power dissipation 1W

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to +70°C)

Parameter	Symbol	min	typ	max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	-1.0	—	0.8	V	1

Note 1) All voltages referenced to V_{SS} .

■ DC ELECTRICAL CHARACTERISTICS ($T_a=0$ to +70°C, $V_{CC}=5V \pm 10\%$, $V_{SS}=0V$)

Parameter	Symbol	HM50257-12		HM50257-15		HM50257-20		Unit	Notes
		min	max	min	max	min	max		
Operating Current (RAS, CAS Cycling; $t_{RC} = \text{min}$)	I_{CC1}	—	83	—	70	—	55	mA	1
Stand by Current (RAS = V_{IH} , Dout = High Impedance)	I_{CC2}	—	4.5	—	4.5	—	4.5	mA	
Refresh Current (RAS only Refresh, $t_{RC} = \text{min}$)	I_{CC3}	—	62	—	53	—	42	mA	
Standby Current (RAS = V_{IH} , Dout Enable)	I_{CC5}	—	10	—	10	—	10	mA	1
Refresh Current (CAS before RAS Refresh, $t_{RC} = \text{min}$)	I_{CC6}	—	69	—	58	—	45	mA	
Nibble Mode Supply Current (RAS = V_{IL} , CAS Cycling, $t_{bc} = \text{min}$)	I_{CC8}	—	57	—	48	—	37	mA	
Input leakage ($0 < V_{in} < 7V$)	I_{LI}	-10	10	-10	10	-10	10	μA	
Output leakage ($0 < V_{out} < 7V$, Dout = Disable)	I_{LO}	-10	10	-10	10	-10	10	μA	
Output levels High ($I_{out} = -5mA$)	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output levels Low ($I_{out} = 4.2mA$)	V_{OL}	0	0.4	0	0.4	0	0.4	V	

Notes) 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max. is specified at the output open condition.

■ CAPACITANCE ($V_{CC}=5V \pm 10\%$, $T_a=25^\circ C$)

Parameter		Symbol	typ	max	Unit	Notes
Input Capacitance	Address, Data-In	C_{I1}	—	5	pF	1
	Clocks	C_{I2}	—	7		1, 2
Output Capacitance	Data-Out	C_O	—	7		1, 2

Notes) 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. CAS= V_{IH} to disable Dout.

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($T_a=0$ to $+70^\circ C$, $V_{CC}=5V \pm 10\%$, $V_{SS}=0V$)^{1), 10), 11)}

Parameter	Symbol	HM50257-12		HM50257-15		HM50257-20		Unit	Notes
		min	max	min	max	min	max		
Random Read or Write Cycle Time	t_{RC}	220	—	260	—	330	—	ns	
Read-Write Cycle Time	t_{RWC}	265	—	310	—	390	—	ns	
RAS to CAS Delay Time	t_{RCD}	25	60	25	75	30	100	ns	7
Access Time from RAS	t_{RAC}	—	120	—	150	—	200	ns	2, 3
Access Time from CAS	t_{CAC}	—	60	—	75	—	100	ns	3, 4
Output Buffer Turn-off Delay	t_{OFF}	—	30	—	40	—	50	ns	5
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	6
RAS Precharge Time	t_{RP}	90	—	100	—	120	—	ns	
RAS Pulse Width	t_{RAS}	120	10000	150	10000	200	10000	ns	
RAS Hold Time	t_{RSH}	60	—	75	—	100	—	ns	
CAS Hold Time	t_{CSH}	120	—	150	—	200	—	ns	
CAS Pulse Width	t_{CAS}	60	10000	75	10000	100	10000	ns	
CAS to RAS Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
Row Address Set-up Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	15	—	15	—	20	—	ns	
Column Address Set-up Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	25	—	30	—	ns	
Column Address Hold Time referenced to RAS	t_{AR}	80	—	100	—	130	—	ns	
Read Command Set-up Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time referenced to CAS	t_{RCH}	0	—	0	—	0	—	ns	
Write Command Set-up Time	t_{WCS}	0	—	0	—	0	—	ns	8
Write Command Hold Time	t_{WCH}	40	—	45	—	55	—	ns	
Write Command Hold Time referenced to RAS	t_{WCR}	100	—	120	—	155	—	ns	
Write Command Pulse Width	t_{WP}	40	—	45	—	55	—	ns	
Write Command to RAS Lead Time	t_{RWL}	40	—	45	—	55	—	ns	
Write Command to CAS Lead Time	t_{CWL}	40	—	45	—	55	—	ns	
Data-in Set-up Time	t_{DS}	0	—	0	—	0	—	ns	9
Data-in Hold Time	t_{DH}	40	—	45	—	55	—	ns	8, 9
Data-in Hold Time referenced to RAS	t_{DHR}	100	—	120	—	155	—	ns	
RAS to WE Delay	t_{RWD}	120	—	150	—	200	—	ns	
CAS to WE Delay	t_{CWD}	60	—	75	—	100	—	ns	8
Read Command Hold Time referenced to RAS	t_{RRH}	10	—	10	—	10	—	ns	
Refresh Period	t_{REF}	—	4	—	4	—	4	ms	
CAS Setup Time	t_{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS before RAS Refresh)	t_{CHR}	120	—	150	—	200	—	ns	
RAS Precharge to CAS Hold Time	t_{RPC}	0	—	0	—	0	—	ns	
Nibble Mode Access Time	t_{NAC}	—	25	—	25	—	35	ns	
Nibble Mode RAS Cycle Time	t_{NRC}	390	—	460	—	590	—	ns	
Nibble Mode RAS Pulse Width	t_{NRA}	290	—	350	—	460	—	ns	
Nibble Mode Cycle Time	t_{NC}	55	—	60	—	80	—	ns	
Nibble Mode CAS Precharge Time	t_{NCP}	20	—	25	—	35	—	ns	
Nibble Mode CAS Pulse Width	t_{NCA}	25	—	25	—	35	—	ns	

(to be continued)

HM50257-12, HM50257-15, HM50257-20
HM50257P-12, HM50257P-15, HM50257P-20
HM50257CP-12, HM50257CP-15, HM50257CP-29


Parameter	Symbol	HM50257-12		HM50257-15		HM50257-20		Unit	Notes
		min	max	min	max	min	max		
Nibble Mode RAS Hold Time	t_{RSH}	40	--	45	--	55	--	ns	
Nibble Mode CAS to WE Delay	t_{CWD}	20	--	25	--	35	--	ns	
Nibble Mode Write Command to CAS Lead Time	t_{CWL}	20	--	25	--	35	--	ns	
Nibble Mode Write Command to RAS Lead Time	t_{RWL}	40	--	45	--	55	--	ns	
Nibble Mode Write Command Pulse Width	t_{WCP}	20	--	25	--	35	--	ns	
Nibble Mode Read Write Cycle Time	t_{RWCC}	75	--	90	--	120	--	ns	
Nibble Mode Read Write CAS Pulse Width	t_{CAS}	45	--	55	--	75	--	ns	

Notes


- AC measurements assume $t_T = 5ns$.
- Assumes that $t_{RCD} \leq t_{RCD} (max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2TTL loads and 100pF.
- Assumes that $t_{RCD} \geq t_{RCD} (max)$.
- t_{OFF} (max) defines the time at which the output achieves the open circuit condition and output voltage levels are not referred.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} .
- t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS} (min)$, the cycle is an early write cycle and the data output pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD} (min)$ and $t_{RWD} \geq t_{RWD} (min)$, the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WE} leading edge in delayed write or read-modify-write cycles.
- An initial pause of 100μs is required after power-up then excute at least 8 initialization cycles.
- At least, 8 \overline{CAS} before \overline{RAS} refresh cycle are required before using internal refresh counter.

TIMING WAVEFORMS


READ CYCLE




● WRITE CYCLE




● READ MODIFY WRITE CYCLE




● RAS ONLY REFRESH CYCLE




● HIDDEN REFRESH CYCLE




● CAS BEFORE RAS REFRESH CYCLE




● COUNTER TEST




● NIBBLE MODE READ CYCLE



● NIBBLE MODE WRITE CYCLE



● NIBBLE MODE READ MODIFY WRITE CYCLE



MOS MASK ROM

HN61364P, HN61364FP

8192-word x 8-bit Mask Programmable Read Only Memory

The HN61364P/FP is a mask-programmable, byte-organized memory designed for use in bus-organized systems.


To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks or refreshing because of static operation.

The active level of the CS, OE₀ ~ OE₂ inputs and the memory content are defined by the user. The Chip Select input deselected the output and puts the chip in a powerdown mode.

■ FEATURES

- Fully Static Operation
- Automatic Power Down
- Single +5V Power Supply
- Three-state Data Output for OR-ties
- Mask Programmable Chip Select and Output Enable
- TTL Compatible
- Maximum Access Time; 250ns
- Low Power Standby and Low Power Operation; Standby 5μW (typ), Operation 50mW (typ)
- Pin Compatible with EPROM

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Value	Unit
Supply Voltage*	V_{CC}	-0.3 to +7.0	V
All Input and Output Voltage*	V_T	-0.3 to +7.0	V
Operating Temperature	T_{opr}	-20 to +75	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Storage Temperature (under Bias)	T_{bias}	-20 to +85	°C

* with respect to V_{SS}

■ RECOMMENDED DC OPERATING CONDITIONS


Item	Symbol	min	typ	max	Unit
Supply Voltage *	V_{CC}	4.5	5.0	5.5	V
Input Voltage *	V_{IL}	-0.3	-	0.8	V
	V_{IH}	2.2	-	V_{CC}	V
Operating Temperature	T_{opr}	-20	-	75	°C

* with respect to V_{SS}




■ PIN ARRANGEMENT

● HN61364P



(Top View)

● HN61364FP



(Top View)

■ ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = -20$ to $+75^\circ C$)

Item	Symbol	Test Condition	min	typ**	max	Unit	
Input High-level Voltage	V_{IH}		2.2	-	V_{CC}	V	
Input Low-level Voltage	V_{IL}		-0.3	-	0.8	V	
Output High-level Voltage	V_{OH}	$I_{OH} = -205\mu A$	2.4	-	-	V	
Output Low-level Voltage	V_{OL}	$I_{OL} = 3.2mA$	-	-	0.4	V	
Input Leakage Current	I_{in}	$V_{in} = 0$ to $5.5V$	-	-	2.5	μA	
Output High-level Leakage Current	I_{LOH}	$V_{out} = 2.4V$, $CS = 0.8V$, $CS = 2.2V$	-	-	10	μA	
Output Low-level Leakage Current	I_{LOL}	$V_{out} = 0.4V$, $CS = 0.8V$, $CS = 2.2V$	-	-	10	μA	
Supply Current	Active	I_{CC}^*	$V_{CC} = 5.5V$, $I_{out} = 0mA$, $t_{RC} = \text{min. duty } 100\%$	-	10	25	mA
	Standby	I_{SB}	$V_{CC} = 5.5V$, $CS \geq V_{CC} - 0.2V$, $CS \leq 0.2V$	-	1	30	μA
Input Capacitance	C_{in}^{***}	$V_{in} = 0V$, $f = 1MHz$, $T_a = 25^\circ C$	-	-	10	pF	
Output Capacitance	C_{out}^{***}		-	-	15	pF	

* Steady state current ** $V_{CC} = 5V$, $T_a = 25^\circ C$

*** This parameter is sampled and not 100% tested.

■ RECOMMENDED AC OPERATING CONDITIONS (READ SEQUENCE)


($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = -20$ to $+75^\circ C$, $t_r = t_f = 20ns$)

Item	Symbol	min	max	Unit
Read Cycle Time	t_{RC}	250	-	ns
Address Access Time	t_{AA}	-	250	ns
Chip Select Access Time	t_{ACS}	-	250	ns
Chip Selection to Output in Low Z	t_{CLZ}	10	-	ns
Output Enable to Output Valid	t_{OE}	-	100	ns
Output Enable to Output in Low Z	t_{OLZ}	10	-	ns
Chip Deselection to Output in High Z	t_{CHZ}^*	0	100	ns
Chip Disable to Output in High Z	t_{OHZ}^*	0	100	ns
Output Hold from Address Change	t_{OH}	10	-	ns


* t_{CHZ} and t_{OHZ} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

■ TIMING WAVEFORM


● Read Cycle (1)




● Read Cycle (2) Notes 1, 3



● Read Cycle (3) Notes 2, 3



● AC TEST LOAD



- Notes) 1. $t_r = t_f = 20ns$
 2. C_L includes jig capacitance.
 3. All diodes are 1S2074®.

NOTES:

1. Device is continuously selected.
2. Address Valid prior to or coincident with CS transition low.
3. $OE = V_{IL}$
4. Input pulse level: 0.8 to 2.4V
5. Input and output reference level: 1.5V

HN61365P

8192-word × 8-bit Mask Programmable Read Only Memory

The HN61365P is a mask-programmable, byte-organized memory designed for use in bus-organized systems.


To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks or refreshing because of static operation.

The active level of the CS input and the memory content are defined by the user. The chip select input deselects the output and puts the chip in a power-down mode.


FEATURES

- Fully Static Operation
- Automatic Power Down
- Single +5 Volt Power Supply
- Three-State Data Output for OR-Ties
- Mask Programmable Chip Select
- TTL Compatible
- Maximum Access Time; 250ns
- Low Power Standby and Low Power Operation; Standby $5\mu\text{W}$ (typ.), Operation 50mW (typ.)
- Pin Compatible with EPROM

BLOCK DIAGRAM




* Active level defined by the user.



(DP-24)

PIN ARRANGEMENT



(Top View)

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage*	V_{CC}	-0.3 to +7.0	V
All Input and Output Voltage*	V_I	-0.3 to +7.0	V
Operating Temperature	T_{opr}	-20 to +75	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Storage Temperature (under bias)	$T_{b,ss}$	-20 to +85	°C

* with respect to V_{SS}

RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage*	V_{CC}	4.5	5.0	5.5	V
Input Voltage*	V_{IL}	-0.3	—	0.8	V
	V_{IH}	2.2	—	V_{CC}	V
Operating Temperature	T_{opr}	-20	—	75	°C

* With respect to V_{SS}

ELECTRICAL CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $+75^\circ C$)

Item	Symbol	Test Conditions	min	typ**	max	Unit
Input Voltage	V_{IH}		2.2	—	V_{CC}	V
	V_{IL}		-0.3	—	0.8	V
Output Voltage	V_{OH}	$I_{OH} = -205\mu A$	2.4	—	—	V
	V_{OL}	$I_{OL} = 3.2mA$	—	—	0.4	V
Input Leakage Current	I_{LI}	$V_{IH} = 0 \sim 5.5V$	—	—	2.5	μA
Output Leakage Current	I_{LOH}	$CS = 0.8V, \overline{CS} = 2.2V$	$V_{out} = 2.4V$	—	10	μA
	I_{LOL}		$V_{out} = 0.4V$	—	10	μA
Active Supply Current	I_{CC}^*	$V_{CC} = 5.5V, I_{OUT} = 0mA, t_{RC} = \text{min}, \text{duty} = 100\%$	—	10	25	mA
Stand by Supply Current	I_{SB}	$\overline{CS} \geq V_{CC} - 0.2V, CS \leq 0.2V, V_{CC} = 5.5V$	—	1	30	μA
Input Capacitance	C_{in}^{***}	$V_{in} = 0V, f = 1MHz, T_a = 25^\circ C$	—	—	10	pF
Output Capacitance	C_{out}^{***}		—	—	15	pF

* Steady state current ** $V_{CC} = 5V, T_a = 25^\circ C$ *** This parameter is sampled and not 100% tested.


RECOMMENDED AC OPERATING CHARACTERISTICS

READ SEQUENCE ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $+75^\circ C$, $t_r = t_f = 20ns$)


Item	Symbol	min	max	Unit
Read Cycle Time	t_{RC}	250	—	ns
Address Access Time	t_{AA}	—	250	ns
Chip Select Access Time	t_{ACS}	—	250	ns
Chip Selection to Output in Low Z	t_{CLZ}	10	—	ns
Chip deselection to Output in High Z	t_{CHZ}^*	0	100	ns
Output Hold from Address Change	t_{OH}	10	—	ns

* t_{CHZ} define the time at which the output achieves the open circuit condition and is not reference to output voltage levels.


READ CYCLE (1)




READ CYCLE (2) (Notes 1)



READ CYCLE (3) (Notes 2)



AC TEST LOAD



Notes) 1. $t_r = t_f = 20ns$.
2. C_L includes jig capacitance.
3. All diodes are 1S2074Ⓢ.

Notes)
1. Device is continuously selected
2. Address Valid prior to or coincident with \overline{CS} transition low.
3. Input pulse level : 0.8 to 2.4V
4. Input and output timing reference level : 1.5V

HN61366P

8192-word × 8-bit Mask Programmable Read Only Memory

The HN61366P is a mask-programmable, byte-organized memory designed for use in bus-organized systems.


To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks or refreshing because of static operation.

The active level of the OE input and the memory content are defined by the user.

FEATURES

- Fully Static Operation
- Single +5V power supply
- Three-State Data Output for OR-Ties
- Mask Programmable Output Enable
- TTL Compatible
- Maximum Access Time; 250ns
- Low Power Operation; 50mW (typ.)
- Pin Compatible with EPROM

BLOCK DIAGRAM



* Active level defined by the user.

ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Value	Unit
Supply Voltage*	V_{CC}	-0.3 to +7.0	V
All Input and Output Voltage*	V_I	-0.3 to +7.0	V
Operating Temperature	T_{opr}	-20 to +75	°C
Storage Temperature	T_{stg}	-55 to +125	°C
Storage Temperature (under bias)	T_{bias}	-20 to +85	°C

* With respect to V_{SS}

RECOMMENDED DC OPERATING CONDITIONS


Item	Symbol	min	typ	max	Unit
Supply Voltage*	V_{CC}	4.5	5.0	5.5	V
Input Voltage*	V_{IL}	-0.3	—	0.8	V
	V_{IH}	2.2	—	V_{CC}	V
Operating Temperature	T_{opr}	-20	—	75	°C

* With respect to V_{SS}



(DP-24)

PIN ARRANGEMENT



(Top View)

* Mask programmable

ELECTRICAL CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $+75^\circ C$)

Item	Symbol	Test Conditions	min	typ**	max	Unit	
Input Voltage	V_{IH}		2.2	—	V_{CC}	V	
	V_{IL}		-0.3	—	0.8	V	
Output Voltage	V_{OH}	$I_{OH} = -205\mu A$	2.4	—	—	V	
	V_{OL}	$I_{OL} = 3.2mA$	—	—	0.4	V	
Input Leakage Current	I_{LI}	$V_{IN} = 0 \sim 5.5V$	—	—	2.5	μA	
Output Leakage Current	I_{LOH}	OE=0.8V, $\overline{OE}=2.2V$	$V_{OUT} = 2.4V$	—	—	10	μA
	I_{LOL}		$V_{OUT} = 0.4V$	—	—	10	μA
Operating Supply Current	I_{CC}^*	$V_{CC} = 5.5V, I_{OUT} = 0mA, t_{RC} = \text{min}$	—	10	25	mA	
Input Capacitance	C_{iA}^{***}	$V_{iA} = 0V, f = 1MHz, T_a = 25^\circ C$	—	—	10	pF	
Output Capacitance	C_{out}^{***}		—	—	15	pF	

* Steady state current ** $V_{CC}=5V, T_a=25^\circ C$
 *** This parameter is sampled and not 100% tested.


RECOMMENDED AC OPERATING CONDITIONS

● READ CYCLE ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=-20 \sim +75^\circ C$, $t_r = t_f = 20ns$)

Item	Symbol	min	max	Unit
Read Cycle Time	t_{RC}	250	—	ns
Address Access Time	t_{AA}	—	250	ns
Output Enable to Output Valid	t_{OE}	—	100	ns
Output Enable to Output in Low Z	t_{OLZ}	10	—	ns
Output Disable to Output in High Z	t_{OHZ}^*	0	100	ns
Output Hold from Address Change	t_{OH}	10	—	ns

* t_{OHZ} defines the time at which the output achieves the open circuit condition and is not reference to output voltage levels.


● AC TEST LOAD




Notes) 1. $t_r = t_f = 20ns$
 2. C_L includes jig capacitance.
 3. All diodes are 1S2074Ⓢ.

TIMING WAVEFORM

● READ CYCLE (1)



● READ CYCLE (2) Note 1)



Note) 1. $\overline{OE} = V_{IL}$
 2. Input pulse level : 0.8 to 2.4V
 3. Input and output timing reference level : 1.5V

HN613128P, HN613128FP


16384-word × 8-bit Mask Programmable Read Only Memory

The HN613128P/FP is a mask-programmable, byte-organized memory designed for use in bus-organized systems. To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks or refreshing because of static operation. The active level of the CS, OE₀, OE₁ input and the memory content are defined by the user. The Chip Select input deselects the output and puts the chip in a power-down mode.

FEATURES

- Fully Static Operation
- Automatic Power Down
- Single +5-Volt Power Supply
- Three-State Data Output for OR-Ties
- Mask Programmable Chip Select, Output Enable
- TTL Compatible
- Maximum Access Time; 250ns
- Low Power Standby and Low Power Operation;
 - Standby: 5μW (typ.)
 - Operation: 50mW (typ.)
- Pin Compatible with EPROM

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Value	Unit
Supply Voltage*	V _{CC}	-0.3 to +7.0	V
All Input and Output Voltage*	V _I	-0.3 to +7.0	V
Operating Temperature Range	T _{opr}	-20 to +75	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
Storage Temperature Range (under bias)	T _{bias}	-20 to +85	°C

* With respect to V_{SS}.

RECOMMENDED DC OPERATING CONDITIONS


Item	Symbol	min.	typ.	max.	Unit
Supply Voltage*	V _{CC}	4.5	5.0	5.5	V
Input Voltage*	V _{IL}	-0.3	—	0.8	V
	V _{IH}	2.2	—	V _{CC}	V
Operating Temperature	T _{opr}	-20	—	75	°C

* With respect to V_{SS}.




PIN ARRANGEMENT

HN613128P



HN613128FP



ELECTRICAL CHARACTERISTICS ($V_{CC}=5.0V \pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $+75^\circ C$)

Item	Symbol	Test Condition	min	typ**	max	Unit
Input High-level Voltage	V_{IH}		2.2	—	V_{CC}	V
Input Low-level Voltage	V_{IL}		-0.3	—	0.8	V
Output High-level Voltage	V_{OH}	$I_{OH} = -205 \mu A$	2.4	—	—	V
Output Low-level Voltage	V_{OL}	$I_{OL} = 3.2 mA$	—	—	0.4	V
Input Leakage Current	I_{iA}	$V_{iA} = 0$ to $5.5V$	—	—	2.5	μA
Output High-level Leakage Current	I_{LOH}	$V_{out} = 2.4V$, $CS = 0.8V$, $\overline{CS} = 2.2V$	—	—	10	μA
Output Low-level Leakage Current	I_{LOL}	$V_{out} = 0.4V$, $CS = 0.8V$, $\overline{CS} = 2.2V$	—	—	10	μA
Supply Current (Active/Standby)	I_{CC}^*/I_{sB}	$V_{CC}=5.5V$, $I_{DOUT}=0mA$, $\delta C = \min$, $duty=100\%$, $\overline{CS} \geq V_{CC}-0.2V$, $CS \leq 0.2V$	—	10/1	25/30	mA/ μA
Input Capacitance	C_{iA}^{***}	$V_{iA} = 0V$, $f = 1.0MHz$, $T_a = 25^\circ C$	—	—	10	pF
Output Capacitance	C_{out}^{***}	$V_{iA} = 0V$, $f = 1.0MHz$, $T_a = 25^\circ C$	—	—	15	pF

* Steady state current ** $V_{CC}=5V$, $T_a=25^\circ C$
 *** This parameter is sampled and not 100% tested.


RECOMMENDED AC OPERATING CONDITIONS (READ SEQUENCE)
 ($V_{CC}=5.0V \pm 10\%$, $V_{SS}=0V$, $T_a=-20$ to $+75^\circ C$, All timing with $t_r = t_f = 20ns$)

Item	Symbol	HN613128P		Unit
		min	max	
Read Cycle Time	t_{RC}	250	—	ns
Address Access Time	t_{AA}	—	250	ns
Chip Select Access Time	t_{ACS}	—	250	ns
Chip Selection to Output in Low Z	t_{CLZ}	10	—	ns
Output Enable to Output Valid	t_{OE}	—	100	ns
Output Enable to Output in Low Z	t_{OLZ}	10	—	ns
Chip deselection to Output in High Z	t_{CHZ}^*	0	100	ns
Chip Disable to Output in High Z	t_{OHZ}^*	0	100	ns
Output Hold from Address Change	t_{OH}	10	—	ns


* t_{CHZ} and t_{OHZ} defines the time at which the output achieves the open circuit condition and is not reference to output voltage levels.

TIMING WAVEFORM


● READ CYCLE (1)




● READ CYCLE (2) (Notes 1,3)



● READ CYCLE (3) (Notes 2,3)



● AC TEST LOAD



- Notes) 1. $t_r = t_f = 20ns$.
- 2. C: includes jig capacitance.
- 3. All diodes are 1S2074Ⓢ.

NOTES:

1. Device is continuously selected.
2. Address Valid prior to or coincident with \overline{CS} transition low.
3. $\overline{OE} = V_{IL}$.
4. Input pulse level: 0.8 to 2.4V
5. Input and output reference level 1.5V

HN61256P, HN61256FP


32768×8-bit or 65536×4-bit CMOS Mask Programmable Read Only Memory

The Hitachi HN61256P/FP is a mask programmable 32768 x 8-bit or 65536x4-bit CMOS read only memory. It operates from a single power supply and is compatible with TTL. Low power consumption makes this memory well-suited for battery-operation or hand-held personal computers. Memory expansion can be implemented through one chip select input. Either active "High" or active "Low" or chip select input and a chip enable input are defined at mask level. The organization of 8 bit or 4 bit is defined by the user.

FEATURES

- Mask-programmable selection of either 4-bit or 8-bit organization
- Three-state outputs, can be wire-ORed.
- One mask programmable chip select terminal facilitates memory expansion.
- A single 5V power supply ($\pm 10\%$)
- Low power consumption: Operation 7.5mW (typ.), Standby 5 μ W (typ.)
- TTL compatible
- Access time: 3.5 μ s (max)

BLOCK DIAGRAM




*1 Active level defined at mask level.

*2 Mask programmable selection of either 4-bit or 8-bit organization.


In 4-bit organization, data outputs are D₀ to D₃.

HN61256P



(DP-28)


HN61256FP




(FP-54)

PIN ARRANGEMENT

HN61256P



HN61256FP



*1. Active level defined by user
*2. Upper address of 4 bit organization.

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply Voltage*	V_{CC}	-0.3 ~ +7.0	V
All Input and output Voltage*	V_I	-0.3 ~ 1.1	V
Operating Temperature Range	T_{opr}	0 ~ +75	°C
Storage Temperature Range	T_{sta}	-55 ~ +125	°C
Bias Storage Temperature Range	T_{bias}	-20 ~ +85	°C

Note: * Referenced to V_{SS} .

■ ELECTRICAL CHARACTERISTICS

($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=0 \sim +75^\circ C$)

Item	Symbol	Test Condition	min	typ**	max	Unit
Input "High" Level Voltage	V_{IH}		2.4	-	V_{IH}	V
Input "Low" Level Voltage	V_{IL}		0	-	0.8	V
Output "High" Level Voltage	V_{OH}	$I_{OH} = -100 \mu A$	2.4	-	-	V
Output "Low" Level Voltage	V_{OL}	$I_{OL} = 1.6 mA$	-	-	0.4	V
Input Leakage Current	I_{in}	$V_{in} = 0 \sim 5.5 V$	-	-	2.5	μA
Output "High" Level Leakage Current	I_{LOH}	$CE = 0.8 V$ $V_{out} = 2.4 V$	-	-	5	μA
Output "Low" Level Leakage Current	I_{LOL}	$CE = 2.4 V$ $V_{out} = 0.4 V$	-	-	5	μA
Supply Current	In stand-by	$V_{CC} = 5.5 V$ $CS = 0.2 V$ $IC = 4.0 \mu s, I_{in} = 0 mA$ $t_{CE} = 3.0 \mu s$	-	1	30	μA
	In operation		I_{CC}^*	-	1.5	3.0
Input Capacitance	C_{in}^{***}	$V_{in} = 0 V, f = 1 MHz, T_a = 25^\circ C$	-	-	10	pF
Output Capacitance	C_{out}^{***}		-	-	12.5	pF

* Steady state current ** $V_{CC} = 5V, T_a = 25^\circ C$


*** This parameter is sampled and not 100% tested.

■ AC OPERATING CONDITION AND CHARACTERISTICS


● READ SEQUENCE ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=0 \sim +75^\circ C$, $t_r = t_f = 20ns$)

Item	Symbol	min	max	Unit
Read Cycle Time	t_{RC}	4.0	-	μs
Address Access Time	t_{AACC}	-	3.5	μs
Chip Enable Access Time	t_{EACC}	-	3.0	μs
Data Hold Time from Address	t_{DF}^*	0.05	0.5	μs
Address Set-up Time	t_{AS}	0.5	-	μs
Address Hold Time	t_{AH}	0	-	μs
Chip Enable ON Time	t_{TE}	3.0	-	μs
Chip Enable OFF Time	t_{CE}	0.5	-	μs

* t_{DF} defines the time at which the output achieves the open circuit condition and is not reference to output voltage levels.



● AC TEST LOAD



Notes: 1. $t_r = t_f = 20ns$.
2. C. includes jig capacitance.
3. All diodes are 1S2074 Ⓟ.

HN613256P, HN613256FP

32768-word x 8-bit Mask Programmable Read Only Memory

The HN613256P/FP is a mask-programmable, byte-organized memory designed for use in bus-organized system.


To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks nor refreshing because of static operation.

The active level of the CS and OE input, and the memory content are defined by the user. The Chip Select input deselects the output and puts the chip in a power-down mode.

■ FEATURES

- Fully Static Operation
- Automatic Power Down
- Single +5V Power Supply
- Three-state Data Output for OR-ties
- Mask Programmable Chip Select and Output Enable
- TTL Compatible
- Maximum Access Time: 250ns
- Low Power Standby and Low Power Operation; Standby 5μW (typ.), Operation 50mW (typ.)
- Pin Compatible with EPROM

■ BLOCK DIAGRAM



* Active level defined by the user.

■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Value	Unit
Supply Voltage*	V_{CC}	-0.3 to +7.0	V
All Input and Output Voltage*	V_T	-0.3 to +7.0	V
Operating Temperature Range	T_{opr}	-20 to +75	°C
Storage Temperature Range	T_{stg}	-55 to +125	°C
Storage Temperature Range (Under Bias)	T_{bias}	-20 to +85	°C

*With respect to V_{SS}

■ RECOMMENDED DC OPERATING CONDITIONS


Item	Symbol	min.	typ.	max.	Unit
Supply Voltage*	V_{CC}	4.5	5.0	5.5	V
Input Voltage*	V_{IL}	-0.3	—	0.8	V
	V_{IH}	2.2	—	V_{CC}	V
Operating Temperature	T_{opr}	-20	—	75	°C

* With respect to V_{SS} .




■ PIN ARRANGEMENT

● HN613256P



(Top View)

● HN613256FP



(Top View)

■ ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $T_a = -20 \sim +75^\circ C$)

Item	Symbol	Test Condition	min	typ**	max	Unit	
Input Voltage	V_{IH}		2.2	-	V_{CC}	V	
	V_{IL}		-0.3	-	0.8	V	
Output Voltage	V_{OH}	$I_{OH} = -205 \mu A$	2.4	-	-	V	
	V_{OL}	$I_{OL} = 3.2 \text{ mA}$	-	-	0.4	V	
Input Leakage Current	I_{in}	$V_{in} = 0 \sim 5.5V$	-	-	2.5	μA	
Output Leakage Current	I_{LOH}	$CS = 0.8V, \overline{CS} = 2.2V$	$V_{out} = 2.4V$	-	-	10	μA
	I_{LOL}		$V_{out} = 0.4V$	-	-	10	μA
Supply Current	Active I_{CC}^*	$V_{CC} = 5.5V, I_{out} = 0mA, t_{RC} = \text{min}, \text{duty} = 100\%$	-	15	30	mA	
	Standby I_{SB}	$V_{CC} = 5.5V, \overline{CS} \geq V_{CC} - 0.2V, CS \leq 0.2V$	-	1	30	μA	
Input Capacitance	C_{in}^{***}	$V_{in} = 0V, f = 1 \text{ MHz}, T_a = 25^\circ C$	-	-	10	pF	
Output Capacitance	C_{out}^{***}		-	-	15	pF	

* Steady state current *** This parameter is sampled and not 100% tested.
 ** $V_{CC} = 5V, T_a = 25^\circ C$

■ RECOMMENDED AC OPERATING CONDITIONS (READ SEQUENCE)


($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = -20 \sim +75^\circ C$, $t_r = t_f = 20ns$)

Item	Symbol	min	max	Unit
Read Cycle Time	t_{RC}	250	-	ns
Address Access Time	t_{AA}	-	250	ns
Chip Select Access Time	t_{ACS}	-	250	ns
Chip Selection to Output in Low Z	t_{CLZ}	10	-	ns
Output Enable to Output Valid	t_{OE}	-	100	ns
Output Enable to Output in Low Z	t_{OLZ}	10	-	ns
Chip Deselection to Output in High Z	t_{CHZ}	0	100	ns
Chip Disable to Output in High Z	t_{OHZ}	0	100	ns
Output Hold from Address Change	t_{OH}	10	-	ns


* t_{hLZ} and t_{hHZ} defines the time at which the output achieves the open circuit condition and is not reference to output voltage levels.

■ TIMING WAVEFORM


● READ CYCLE (1)




● READ CYCLE (2) (Notes 1, 3)



● READ CYCLE (3) (Notes 2, 3)



● AC TEST LOAD



Notes : 1. $t_r = t_f = 20ns$
 2. C_L includes jig capacitance
 3. All diodes are 1S2074Ⓢ


NOTES:

1. Device is continuously selected.
2. Address Valid prior to or coincident with CS transition low.
3. $OE = V_{IL}$.
4. Input pulse level: 0.8 to 2.4V
5. Input and output reference level: 1.5V


65536-word x 16-bit CMOS Mask Programmable Read Only Memory

■ FEATURES

- Single +5V Power Supply
- Three-state Data Output for OR-ties
- Mask Programmable Chip Enable
- TTL Compatible
- Maximum Access Time: 3.5 μ s
- Low Power Standby and Low Power Operation; Standby 50 μ W (typ.), Operation 20 mW (typ.)




■ BLOCK DIAGRAM



* Active level defined by the user

■ PIN ARRANGEMENT



(Top View)

*Mask Programmable

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage*	V _{CC}	0.3 to +7.0	V
All Input and output Voltage*	V _I	0.3 to V _{CC}	V
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
Storage Temperature Range (Under Bias)	T _{bias}	20 to +85	°C

* with respect to V_{SS}

NOTES: The specifications of this device are subject to change without notice.
Please contact your nearest Hitachi's Sales Dept. regarding specifications

ELECTRICAL CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=0-+70^\circ C$)

Item	Symbol	Test Condition	min	typ	max	Unit
Input Voltage	V_{IH}		2.2		V_{CC}	V
	V_{IL}		0.3		0.8	V
Output Voltage	V_{OH}	$I_{OH} = -100\mu A$	2.4			V
	V_{OL}	$I_{OL} = 1.6mA$			0.4	V
Input Leakage Current	I_{IL}	$V_{IX}=0$ to 5.5V	-		2.5	μA
Output Leakage Current	I_{OH}	$CE = 0.8V, \overline{CE} = 2.2V$	$V_{out} = 2.4V$		10	μA
	I_{OL}			$V_{out} = 0.4V$		10
Supply Current	Active	I_{CC}	$V_{CC}=5.5V, I_{load}=0mA, t_{bc}=4\mu s$		10	mA
	Standby	I_{SB}	$V_{CC}=5.5V, \overline{CE} \geq V_{CC}-0.2V, CE \leq 0.2V$		50	μA
Input Capacitance	C_{in}^*	$V_{in}=0V, f=1MHz, T_a=25^\circ C$			10	PF
Output Capacitance	C_{out}^*				15	PF



* This parameter is sampled and not 100% tested.

RECOMMENDED AC OPERATING CONDITIONS (READ SEQUENCE)

Item	Symbol	min	max	Unit
Read Cycle Time	t_{RC}	4.0	-	μs
Address Access Time	t_{AACC}	-	3.5	μs
Chip Enable Access Time	t_{EACC}	-	3.0	μs
Data Hold Time from Address	t_{DH}^*	-	0.5	μs
Address Setup Time	t_{AS}	0.5	-	μs
Address Hold Time	t_{AH}	0	-	μs
Chip Enable ON Time	t_{CE}	3.0	-	μs
Chip Enable OFF Time	$t_{\overline{CE}}$	0.5	-	μs

* t_{DH} defines the time at which the output achieves the open circuit condition and is not reference to output voltage levels.


AC TEST LOAD




131072-word x 8-bit CMOS Mask Programmable Read Only Memory

■ FEATURES


- Single +5V Power Supply
- Three-state Data Output for OR-Ties
- TTL Compatible
- Maximum Access Time; 3.5 μ s
- Low Power Standby and Low Power Operation;
Standby: 50 μ W (typ.), Operation: 20 mW (typ.)



■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



(Top View)

*Mask Programmable

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage*	V_{CC}	0.3 to +7.0	V
All Input and Output Voltage*	V_I	0.3 to V_{CC}	V
Operating Temperature Range	T_{opr}	0 to +70	$^{\circ}$ C
Storage Temperature Range	T_{stg}	55 to +125	$^{\circ}$ C
Storage Temperature Range (Under Bias)	T_{bias}	20 to +85	$^{\circ}$ C

* with respect to V_{SS}

Notes) The specifications of this device are subject to change with out notice.

Please contact your nearest Hitachi's Sales Dept. regarding specifications.

ELECTRICAL CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=0 \sim +70^\circ C$)

Item	Symbol	Test Condition	min	typ	max	Unit	
Input Voltage	V_{IH}		2.2	—	V_{CC}	V	
	V_{IL}		-0.3	—	0.8	V	
Output Voltage	V_{OH}	$I_{OH} = -100 \mu A$	2.4	—	—	V	
	V_{OL}	$I_{OL} = 1.6 mA$	—	—	0.4	V	
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to $5.5V$	—	—	2.5	μA	
Output Leakage Current	I_{LOH}	$CE = 0.8V$, $\overline{CE} = 2.2V$	$V_{out} = 2.4V$	—	—	10	μA
	I_{LOL}		$V_{out} = 0.4V$	—	—	10	μA
Supply Current	Active	I_{CC}	$V_{CC} = 5.5V$, $I_{out} = 0mA$, $t_{rc} = 4 \mu s$		—	10	mA
	Standby	I_{SB}	$V_{CC} = 5.5V$, $\overline{CE} \geq V_{CC} - 0.2V$, $CE \leq 0.2V$		—	50	μA
Input Capacitance	C_{in}^*	$V_{in} = 0V$, $f = 1MHz$, $T_a = 25^\circ C$	—	—	10	PF	
Output Capacitance	C_{out}^*		—	—	15	PF	



* This parameter is sampled and not 100% tested.

RECOMMENDED AC OPERATING CONDITIONS (READ SEQUENCE)

Item	Symbol	min	max	Unit
Read Cycle Time	t_{rc}	4.0	—	μs
Address Access Time	t_{AACC}	—	3.5	μs
Chip Enable Access Time	t_{EACC}	—	3.0	μs
Data Hold Time from Address	t_{DF}^*	—	0.5	μs
Address Setup Time	t_{AS}	0.5	—	μs
Address Hold Time	t_{AH}	0	—	μs
Chip Enable ON Time	t_{CE}	3.0	—	μs
Chip Enable OFF Time	$t_{\overline{CE}}$	0.5	—	μs

* t_{DF} defines the time at which the output achieves the open circuit condition and is not reference to output voltage levels.

AC TEST LOAD



HN62301P



131,072-word × 8-bit Mask Programmable Read Only Memory

The HN62301P is a mask-programmable, byte-organized memory designed for use in bus-organized systems. To facilitate use, the device operates from a single power supply, has compatibility with TTL, and requires no clocks or refreshing because of static operation. The Chip Enable input deselected the output and puts the chip in a power-down mode.

FEATURES


- Static Operation
- Automatic Power Down
- Single +5-Volt Power Supply
- Three-State Data Output for OR-Ties
- TTL Compatible
- Maximum Access Time-350ns
- Lower Power Standby and Low Power Operation;
Standby: 2mW (typ.), Operation: 75mW (typ.)

BLOCK DIAGRAM



(DP-28)

PIN ARRANGEMENT



(Top View)

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage*	V_{CC}	-0.3 to +7.0	V
All Input and Output Voltage*	V_I	-0.3 to +7.0	V
Operating Temperature Range	T_{opr}	0 to +70	°C
Storage Temperature Range	T_{stg}	-55 to +125	°C
Bias Storage Temperature Range	T_{bias}	-20 to +85	°C

* With respect to V_{SS}

■ RECOMMENDED DC OPERATING CONDITIONS ($T_a=0$ to 70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage*	V_{CC}	4.5	5.0	5.5	V
Input Voltage*	V_{IL}	-0.3	—	0.8	V
	V_{IH}	$2.4 \cdot 0.4(V_{CC} - 5)$	—	V_{CC}	V

* with respect to V_s

■ ELECTRICAL CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Conditions	min	typ**	max	Unit	
Normal Operating Current	I_{CC}^*	$t_{RC} = \text{min.}, V_{CC} = 5.5V, I_{out} = 0mA, \text{duty} = 100\%$	—	15	50	mA	
Stand by Current	I_{SB}	$\overline{CE} \geq V_{CC} - 0.2V, V_{CC} = 5.5V$	—	0.4	10	mA	
Input Leakage Current	I_{LI}	$V_{in} = 0$ to $5.5V$, other $0V$	-10	—	10	μA	
Output Leakage Current	I_{LOH}	$\overline{CE} = 2.4V$	$V_{out} = 2.4V$	—	—	10	μA
	I_{LOL}		$V_{out} = 0.4V$	—	—	10	μA
Output Voltage	V_{OH}	$I_{out} = -205\mu A$	2.4	—	—	V	
	V_{OL}	$I_{out} = 3.2mA$	—	—	0.4	V	

* Steady state current ** $V_{CC} = 5V, T_a = 25^\circ\text{C}$

■ CAPACITANCE ($V_{CC}=5V \pm 10\%$, $T_a=25^\circ\text{C}$, $f=1\text{MHz}$, $V_{in}=0V$)

Item	Symbol	typ	max	Unit
Input Capacitance ($A_0 \sim A_{16}, \overline{CE}$)	C_{in}	—	10	pF
Output Capacitance ($D_0 \sim D_7$)	C_{out}	—	15	pF

This parameter is sampled and not 100% tested.


■ AC CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=0$ to $+70^\circ\text{C}$, $t_r = t_f = 10\text{ns}$)

Mode	Item	Symbol	min	max	Unit
Normal	Cycle Time	t_{RC}	350	—	ns
	Address Access Time	t_{AA}	—	350	ns
	Data Hold Time	t_{OH}	10	—	ns
	Address Skew Time	t_{SK}	—	25	ns
\overline{CE} operation	\overline{CE} Access Time	t_{ACE}	—	350	ns
	\overline{CE} Enable Pulse Width	t_{CE}	350	—	ns
	\overline{CE} Disable Pulse Width	$t_{\overline{CE}}$	30	—	ns
	Address Set up Time	t_{AS}	0	—	ns
	Chip Disable to Output in High Z	t_{HZ}^*	10	150	ns
	Data Hold Time from \overline{CE}	t_{HU}	10	—	ns
	Data Set Time from \overline{CE}	t_{LZ}	10	—	ns


* t_{HZ} defines the time at which the output achieves the open circuit condition and is not reference to output voltage levels.

TIMMING CHART


● NORMAL CYCLE ($\overline{CE} = \text{Low}$)




● \overline{CE} CYCLE



● AC TEST LOAD



● ADDRESS SKEW




- Notes) 1. $t_r = t_f = 10\text{ns}$
 2. C_L includes jig capacitance.
 3. All diodes are 1S2074Φ.
 4. Input pulse level : 0.8 to 2.4V
 5. Input and output timing reference level : 1.5V

• **$\overline{\text{CE}}$ DUMMY CYCLE**


$\overline{\text{CE}}$ dummy cycle is necessary when V_{CC} rise time is longer than 20 ms.

CASE 1



(Note) 1. There is no limitation for V_{CC} rise time when at least one of addresses or $\overline{\text{CE}}$ signal is changed after power-up ($V_{CC} \geq 4.5\text{V}$). 350ns is required for the access after the transition.

CASE 2



(Note) 1. Transition of neither address nor $\overline{\text{CE}}$ is necessary for system initialization when V_{CC} rise time is less than 20ms, because of V_{CC} -detective-circuit-operation. 2ms is required for the access after power-up.


131,072-word x 8-bit Mask Programmable Read Only Memory

The HN62301AP is a mask-programmable byte-organized memory designed for use in bus-organized systems. To facilitate use, the device operates from a single power supply, has compatibility with TTL. The Chip Enable input deselected the output and puts the chip in a power-down mode.

■ FEATURES

- Automotic Power Down
- Single +5-Volt Power Supply
- Three-State Data Output for OR-Ties
- TTL Compatible
- Maximum Access Time-250ns
- Lower Power Standby and Low Power Operation; Standby: 2 mW (typ.), Operation: 75 mW (typ.)

■ BLOCK DIAGRAM




■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Value	Unit
Supply Voltage*	V_{CC}	-0.3 to +7.0	V
All Input and Output Voltage*	V_T	-0.3 to +7.0	V
Operating Temperature Range	T_{opr}	0 to +70	°C
Storage Temperature Range	T_{stg}	-55 to +125	°C
Bias Storage Temperature Range	T_{bias}	-20 to +85	°C

* With respect to V_{SS} .

Note) The specifications of this device are subject to change without notice.
Please contact your nearest Hitachi's Sales Dept., regarding specifications.



■ PIN ARRANGEMENT



RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0$ to 70°C)

Item	Symbol	min.	typ.	max.	Unit
Supply Voltage*	V_{CC}	4.5	5.0	5.5	V
Input Voltage*	V_{IL}	-0.3	-	0.8	V
	V_{IH}	2.2	-	V_{CC}	V

* With respect to V_{SS}

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, $T_a = 0$ to $+70^\circ\text{C}$)

Item	Symbol	Test Conditions	min.	typ.**	max.	Unit	
Normal Operating Current	I_{CC}^*	$t_{RC} = \text{min.}, V_{CC} = 5.5\text{V},$ $I_{out} = 0 \text{ mA}$	-	15	50	mA	
Stand by Current	I_{SB}	$\overline{CE} \geq V_{CC} - 0.2\text{V}, V_{CC} = 5.5\text{V}$	-	0.5	2	mA	
Input Leakage Current	I_{LI}	$V_{in} = 0$ to 5.5V , other 0V	-10	-	10	μA	
Output Leakage Current	I_{LOH}	$\overline{CE} = 2.2\text{V}$	$V_{out} = 2.4\text{V}$	-	-	10	μA
	I_{LOL}		$V_{out} = 0.4\text{V}$	-	-	10	μA
Output Voltage	V_{OH}	$I_{out} = -205 \mu\text{A}$	2.4	-	-	V	
	V_{OL}	$I_{out} = 3.2 \text{ mA}$	-	-	0.4	V	

* Steady state current ** $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$

CAPACITANCE ($V_{CC} = 5\text{V} \pm 10\%$, $T_a = 25^\circ\text{C}$, $f = 1 \text{ MHz}$ $V_{in} = 0\text{V}$)

Item	Symbol	typ.	max.	Unit
Input Capacitance ($A_0 \sim A_{16}, \overline{CE}$)	C_{in}	-	10	pF
Output Capacitance ($D_0 \sim D_7$)	C_{out}	-	15	pF

Note) These parameters are sampled and not 100% tested.


AC CHARACTERISTICS ($V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, $T_a = 0$ to $+70^\circ\text{C}$, $t_r = t_f = 10\text{ns}$)

Item	Symbol	min.	max.	Unit
Cycle Time	t_{RC}	250	-	ns
\overline{CE} Access Time	t_{ACE}	-	250	ns
\overline{CE} Enable Pulse Width	t_{CE}	250	-	ns
\overline{CE} Disable Pulse Width	t_{CE}	30	-	ns
Address Set up Time	t_{AS}	0	-	ns
Chip Disable to Output in High Z	t_{CHZ}	10	150	ns
Data Hold Time from \overline{CE}	t_{DHC}	10	150	ns
Data Set Time from \overline{CE}	t_{CLZ}	10	-	ns

* t_{CHZ} defines the time at which the output achieves the open circuit condition and is not reference to output voltage levels.


■ TIMING CHART

● \overline{CE} CYCLE



(Note) In case of use for static operation (Asynchronous operation), please contact your nearest Hitachi's Sales Dept.,


● AC TEST LOAD



- Notes)
1. $t_r = t_f = 10\text{ns}$
 2. CL includes jig capacitance.
 3. All diodes are 1S2074 (H).
 4. Input pulse level: 0.8 to 2.4V
 5. Input and output timing reference level: 1.5V

- $\overline{\text{CE}}$ DUMMY CYCLE

$\overline{\text{CE}}$ dummy cycle is necessary after power-up.



Note) 1. $\overline{\text{CE}}$ dummy cycle is not necessary when at least one of address or $\overline{\text{CE}}$ signal is changed after power-up ($V_{CC} \geq 4.5\text{V}$). 250ns is required for the access after the transition.

MOS PROM

HN482732AG-20, HN482732AG-25, HN482732AG-30

4096-word × 8-bit U. V. Erasable and Programmable Read Only Memory



The HN482732A is a 4096-word by 8-bit erasable and electrically programmable ROM. This device is packaged in a 24 pin dual-in-line package with transparent lid.

The transparent lid on the package allow the memory content to be erased with ultraviolet light.


FEATURES

- Single Power Supply +5V ±5%
- Simple Programming Program Voltage: +21V D.C
Program with one 50ms Pulse
- Static No clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Mode
- Access Time HN482732AG-20 200ns (max)
HN482732AG-25 250ns (max)
HN482732AG-30 300ns (max)
- Absolute Max. Rating of Vpp Pin . . . 26.5V
- Low Stand-by Current 35mA (max)
- Compatible with Intel 2732A

BLOCK DIAGRAM



PIN ARRANGEMENT



MODE SELECTION

MODE	Pins	CE (18)	OE/VPP (20)	VCC (24)	Outputs (9~11, 13~17)
Read		V _{IL}	V _{IL}	+5	D _{out}
Stand by		V _{IH}	Don't Care	+5	High Z
Program		V _{IL}	V _{PP}	+5	D _{in}
Program Verify		V _{IL}	V _{IL}	+5	D _{out}
Program Inhibit		V _{IH}	V _{PP}	+5	High Z

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Operating Temperature Range	T_{opr}	0 to +70	°C
Storage Temperature Range	T_{stg}	-65 to +125	°C
All Input and Output Voltages*	V_{in}, V_{out}	-0.6 to +7	V
V_{PP} Voltage*	\overline{OE}/V_{PP}	-0.6 to 26.5	V
V_{CC} Voltage*	V_{CC}	-0.6 to +7	V

* with respect to GND

■ READ OPERATION

● D.C. AND OPERATING CHARACTERISTICS ($T_a=0$ to 70°C , $V_{CC}=5V \pm 5\%$, $V_{PP}=V_{CC} \pm 0.6V$)

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{IN}=5.25V$	—	—	10	μA
Output Leakage Current	I_{LO}	$V_{out}=5.25V$	—	—	10	μA
V_{CC} Current (Standby)	I_{CC1}	$\overline{CE}=V_{IH}, \overline{OE}=V_{IL}$	—	—	35	mA
V_{CC} Current (Active)	I_{CC2}	$\overline{OE}=\overline{CE}=V_{IL}$	—	—	150	mA
Input Low Voltage	V_{IL}		-0.1	—	0.8	V
Input High Voltage	V_{IH}		2.0	—	$V_{CC}+1$	V
Output Low Voltage	V_{OL}	$I_{OL}=2.1\text{mA}$	—	—	0.45	V
Output High Voltage	V_{OH}	$I_{OH}=-400\mu\text{A}$	2.4	—	—	V


● AC CHARACTERISTICS ($T_a=0$ to 70°C , $V_{CC}=5V \pm 5\%$, $V_{PP}=V_{CC} \pm 0.6V$)

Parameter	Symbol	Test Conditions	HN482732AG-20		HN482732AG-25		HN482732AG-30		Unit
			min	max	min	max	min	max	
Address to Output Delay	t_{ACC}	$\overline{CE}=\overline{OE}=V_{IL}$	—	200	—	250	—	300	ns
\overline{CE} to Output Delay	t_{CE}	$\overline{OE}=V_{IL}$	—	200	—	250	—	300	ns
\overline{OE} to Output Delay	t_{OE}	$\overline{CE}=V_{IL}$	10	90	10	100	10	150	ns
\overline{OE} High to Output Float	t_{DF}	$\overline{CE}=V_{IL}$	0	60	0	60	0	130	ns
Address to Output Hold	t_{OH}	$\overline{CE}=\overline{OE}=V_{IL}$	0	—	0	—	0	—	ns

● SWITCHING CHARACTERISTICS

Test Conditions

- Input Pulse Level: 0.45V to 2.4V
- Input Rise and Fall Times: $\leq 20\text{ns}$
- Output Load: 1 TTL Gate + 100PF
- Reference Level for Measuring Timing 0.8V and 2V



● CAPACITANCE ($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Input Capacitance (Except \overline{OE}/V_{PP})	C_{IN1}	$V_{IN}=0V$	—	—	6	pF
\overline{OE}/V_{PP} Input Capacitance	C_{IN2}	$V_{IN}=0V$	—	—	20	pF
Output Capacitance	C_{out}	$V_{out}=0V$	—	—	12	pF

PROGRAMMING OPERATION

DC PROGRAMMING CHARACTERISTICS ($T_a=25^\circ\text{C}\pm 5^\circ\text{C}$, $V_{CC}=5\text{V}\pm 5\%$, $V_{PP}=21\text{V}\pm 0.5\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{IN}=V_{IL}$ or V_{IH}	—	—	10	μA
Output Low Voltage During Verify	V_{OL}	$I_{OL}=2.1\text{mA}$	—	—	0.45	V
Output High Voltage During Verify	V_{OH}	$I_{OH}=-400\mu\text{A}$	2.4	—	—	V
V_{CC} Supply Current	I_{CC}	—	—	—	150	mA
Input Low Level	V_{IL}	—	-0.1	—	0.8	V
Input High Level (All Inputs Except $\overline{\text{OE}}/\overline{V_{PP}}$)	V_{IH}	—	2.0	—	$V_{CC}+1$	V
V_{PP} Supply Current	I_{PP}	$\overline{\text{CE}}=V_{IL}$, $\overline{\text{OE}}=V_{PP}$	—	—	30	mA

AC PROGRAMMING CHARACTERISTICS ($T_a=25^\circ\text{C}\pm 5^\circ\text{C}$, $V_{CC}=5\text{V}\pm 5\%$, $V_{PP}=21\text{V}\pm 0.5\text{V}$)


Parameter	Symbol	Test Conditions	min	typ	max	Unit
Address Setup Time	t_{AS}	—	2	—	—	μs
$\overline{\text{OE}}$ Setup Time	t_{OES}	—	2	—	—	μs
Data Setup Time	t_{DS}	—	2	—	—	μs
Address Hold Time	t_{AH}	—	0	—	—	μs
$\overline{\text{OE}}$ Hold Time	t_{OEH}	—	2	—	—	μs
Data Hold Time	t_{DH}	—	2	—	—	μs
Chip Enable to Output Float Delay *	t_{DF}	—	0	—	130	ns
Data Valid from $\overline{\text{CE}}$	t_{DV}	$\overline{\text{CE}}=V_{IL}$, $\overline{\text{OE}}=V_{IL}$	—	—	1	μs
$\overline{\text{CE}}$ Pulse Width During Programming	t_{PW}	—	45	50	55	ms
$\overline{\text{OE}}$ Pulse Rise Time During Programming	t_{PRT}	—	50	—	—	ns
V_{PP} Recovery Time	t_{VR}	—	2	—	—	μs

* t_{DF} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

SWITCHING CHARACTERISTICS

Test Condition


- Input Pulse Level 0.45V to 2.4V
- Input Rise and Fall Time $\leq 20\text{ns}$
- Reference Level for Measuring Timing: 0.8V and 2V




ERASE

Erase of HN482732A is performed by exposure to ultraviolet light of 2537Å and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15W-sec/cm²


SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE



ADDRESS ACCESS TIME vs. SUPPLY VOLTAGE



ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE



HN482764G, HN482764G-2, HN482764G-3



8192-word x 8-bit UV Erasable and Programmable Read Only Memory

The HN482764 is a 8192 word by 8 bit erasable and electrically programmable ROM. This device is packaged in a 28 pin dual-in-line package with transparent lid. The transparent lid on the package allows the memory content to be erased with ultraviolet light.


FEATURES

- Single Power Supply +5V \pm 5%
- Simple Programming Program Voltage: +21V D.C.
Program with one 50ms Pulse
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Mode.
- Access Time HN482764G-2 200ns max
HN482764G 250ns max
HN482764G-3 300ns max
- High Performance Programming Available
- Low Standby Current 35mA max.
- Compatible with Intel 2764

BLOCK DIAGRAM



PIN ARRANGEMENT



MODE SELECTION

Mode	Pins	CE (20)	OE (22)	PGM (27)	V _{PP} (1)	V _{CC} (28)	Outputs (11~13, 15~19)
Read		V _{IL}	V _{IL}	V _{IH}	V _{CC}	V _{CC}	Dout
Stand-by		V _{IH}	×	×	V _{CC}	V _{CC}	High Z
Program		V _{IL}	×	V _{IL}	V _{PP}	V _{CC}	Din
Program Verify		V _{IL}	V _{IL}	V _{IH}	V _{PP}	V _{CC}	Dout
Program Inhibit		V _{IH}	×	×	V _{PP}	V _{CC}	High Z

× : don't care

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Operating Temperature Range	T _{op}	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +125	°C
All Input and Output Voltage*	V _T	-0.6 to +7	V
V _{PP} Voltage	V _{PP}	-0.6 to +26.5	V

* : with respect to GND

■ READ OPERATION

● DC AND OPERATING CHARACTERISTICS ($T_a=0$ to $+70^{\circ}\text{C}$, $V_{CC}=5\text{V}\pm 5\%$, $V_{PP}=V_{CC}\pm 0.6\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{CC}=5.25\text{V}$, $V_{in}=5.25\text{V}$	—	—	10	μA
Output Leakage Current	I_{LO}	$V_{CC}=5.25\text{V}$, $V_{out}=5.25\text{V}/0.45\text{V}$	—	—	10	μA
V_{PP} Current	I_{PP1}	$V_{PP}=V_{CC}+0.6\text{V}$	—	—	15	mA
V_{CC} Current (Standby)	I_{CC1}	$\overline{\text{CE}}=V_{IH}$	—	—	35	mA
V_{CC} Current (Active)	I_{CC2}	$\overline{\text{CE}}=\overline{\text{OE}}=V_{IL}$	—	40	100	mA
Input Low Voltage	V_{IL}		-0.1	—	0.8	V
Input High Voltage	V_{IH}		2.0	—	$V_{CC}+1$	V
Output Low Voltage	V_{OL}	$I_{OL}=2.1\text{mA}$	—	—	0.45	V
Output High Voltage	V_{OH}	$I_{OH}=-400\mu\text{A}$	2.4	—	—	V

● AC CHARACTERISTICS ($T_a=0$ to $+70^{\circ}\text{C}$, $V_{CC}=5\text{V}\pm 5\%$, $V_{PP}=V_{CC}\pm 0.6\text{V}$)


Parameter	Symbol	Test Conditions	HN482764G-2		HN482764G		HN482764G-3		Unit
			min	max	min	max	min	max	
Address to Output Delay	t_{ACC}	$\overline{\text{CE}}=\overline{\text{OE}}=V_{IL}$	—	200	—	250	—	300	ns
CE to Output Delay	t_{CE}	$\overline{\text{OE}}=V_{IL}$	—	200	—	250	—	300	ns
OE to Output Delay	t_{OE}	$\overline{\text{CE}}=V_{IL}$	10	80	10	100	10	150	ns
OE High to Output Float	t_{OF}	$\overline{\text{CE}}=V_{IL}$	0	60	0	90	0	130	ns
Address to Output Hold	t_{OH}	$\overline{\text{CE}}=\overline{\text{OE}}=V_{IL}$	0	—	0	—	0	—	ns

Note : t_{OF} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

● SWITCHING CHARACTERISTICS

Test Condition

- Input Pulse Levels: 0.45V to 2.4V
- Input Rise and Fall Time: $\leq 20\text{ns}$
- Output Load: 1TTL Gate + 100pF
- Reference Level for Measuring Timing: 0.8V and 2.0V



● CAPACITANCE ($T_a=25^{\circ}\text{C}$, $f=1\text{MHz}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}	$V_{in}=0\text{V}$	—	4	6	pF
Output Capacitance	C_{out}	$V_{out}=0\text{V}$	—	8	12	pF

PROGRAMMING OPERATION

DC PROGRAMMING CHARACTERISTICS ($T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{PP} = 21\text{V} \pm 0.5\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{in} = 5.25\text{V}$	—	—	10	μA
Output Low Voltage During Verify	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	—	0.45	V
Output High Voltage During Verify	V_{OH}	$I_{OH} = -400\mu\text{A}$	2.4	—	—	V
V_{CC} Current (Active)	I_{CC2}		—	—	100	mA
Input Low Level	V_{IL}		-0.1	—	0.8	V
Input High Level	V_{IH}		2.0	—	$V_{CC} + 1$	V
V_{PP} Supply Current	I_{PP}	$\overline{\text{CE}} = \overline{\text{PGM}} = V_{IL}$	—	—	30	mA

AC PROGRAMMING CHARACTERISTICS ($T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{PP} = 21\text{V} \pm 0.5\text{V}$)


Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	t_{AS}		2	—	—	μs
$\overline{\text{OE}}$ Setup Time	t_{OES}		2	—	—	μs
Data Setup Time	t_{DS}		2	—	—	μs
Address Hold Time	t_{AH}		0	—	—	μs
Data Hold Time	t_{DH}		2	—	—	μs
$\overline{\text{OE}}$ to Output Float Delay	t_{DF}		0	—	130	ns
V_{PP} Setup Time	t_{VS}		2	—	—	μs
PGM Pulse Width During Programming	t_{PW}		45	50	55	ms
$\overline{\text{CE}}$ Setup Time	t_{CES}		2	—	—	μs
Data Valid from $\overline{\text{OE}}$	t_{OE}		—	—	150	ns

Note: t_{DF} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Level: 0.45V to 2.4V
 Input Rise and Fall Time: $\leq 20\text{ ns}$
 Reference Level for Measuring Timing: 0.8V and 2V




ERASE

Erasure of HN482764 is performed by exposure to Ultra-violet light of 2537Å, and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is $15\text{W} \cdot \text{sec}/\text{cm}^2$

■ HIGH PERFORMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High Performance Programming Flowchart

● AC PROGRAMMING CHARACTERISTICS ($T_a=25^\circ\text{C}\pm 5^\circ\text{C}$, $V_{CC}=6\text{V}\pm 0.25\text{V}$, $V_{PP}=21\text{V}\pm 0.5\text{V}$)


Parameter	Symbol	Test Condition	mi	n	typ	max	Unit
Address Setup Time	t_{AS}		2	—	—	—	μS
OE Setup Time	t_{OES}		2	—	—	—	μS
Data Setup Time	t_{DS}		2	—	—	—	μS
Address Hold Time	t_{AH}		0	—	—	—	μS
Data Hold Time	t_{DH}		2	—	—	—	μS
OE to Output Float Delay*	t_{DF}		0	—	—	130	ns
V_{PP} Setup Time	t_{VPS}		2	—	—	—	μS
V_{CC} Setup Time	t_{VCS}		2	—	—	—	μS
PGM Pulse Width during Initial Program	t_{PW}		0.95	1.0	1.05	—	ms
PGM Pulse Width during Over Program**	t_{OPW}		3.8	—	63	—	ms
CE Setup Time	t_{CES}		2	—	—	—	μS
Data Valid from OE	t_{OE}		—	—	—	150	ns

Notes) * t_{DF} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 ** t_{OPW} is defined as mentioned in flow chart.


● SWITCHING CHARACTERISTICS

Test Condition


- Input Pulse Level: 0.4V to 2.4V
- Input Rise and Fall Time: ≤ 20 ns
- Reference Level for Measuring Timing: 0.8V and 2V




SUPPLY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE



ADDRESS ACCESS TIME VS. SUPPLY VOLTAGE



ADDRESS ACCESS TIME VS. AMBIENT TEMPERATURE



HN482764P-3


8192-word x 8-bit One Time Electrically Programmable ROM

The HN482764P-3 is a 8192 word by 8-bit one time electrically programmable ROM. Initially, all bits of the HN482764P-3 are in the "1" state (Output High). Data is introduced by selectively programming "0" into the desired bit locations. This device is packaged in a 28 pin, dual-in-line plastic package. Therefore, this device can not be re-written.

■ FEATURES

- Single Power Supply +5V ±5%
- Simple Programming. Program Voltage: +21V D.C.
Program with one 50ms Pulse
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Mode
- Access Time 300ns max.
- Low Standby Current 35mA max.
- Compatible with Intel P2764

■ BLOCK DIAGRAM



■ MODE SELECTION


Mode	Pins	CE. (20)	OE (22)	PGM (27)	V _{PP} (1)	V _{CC} (28)	Outputs (11~13, 15~19)
Read		V _{IL}	V _{IL}	V _{IH}	V _{CC}	V _{CC}	Dout
Stand-by		V _{IH}	×	×	V _{CC}	V _{CC}	High Z
Program		V _{IL}	×	V _{IL}	V _{PP}	V _{CC}	Din
Program Verify		V _{IL}	V _{IL}	V _{IH}	V _{PP}	V _{CC}	Dout
Program Inhibit		V _{IH}	×	×	V _{PP}	V _{CC}	High Z

× : don't care


■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
All Input and Output Voltage*	V _T	-0.6 to +7	V
V _{PP} Voltage	V _{PP}	-0.6 to +26.5	V

* with respect to GND



■ PIN ARRANGEMENT



(Top View)

■ READ OPERATION

● DC AND OPERATING CHARACTERISTICS ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{PP} = V_{CC} \pm 0.6\text{V}$)

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{CC} = 5.25\text{V}$, $V_{in} = 5.25\text{V}$	—	—	10	μA
Output Leakage Current	I_{LO}	$V_{CC} = 5.25$, $V_{out} = 5.25\text{V}/0.45\text{V}$	—	—	10	μA
V_{PP} Current	I_{PP1}	$V_{PP} = V_{CC} + 0.6\text{V}$	—	—	15	mA
V_{CC} Current (Standby)	I_{CC1}	$\overline{\text{CE}} = V_{IH}$	—	—	35	mA
V_{CC} Current (Active)	I_{CC2}	$\overline{\text{CE}} = \text{OE} = V_{IL}$	—	40	100	mA
Input Low Voltage	V_{IL}		-0.1	—	0.8	V
Input High Voltage	V_{IH}		2.0	—	$V_{CC}+1$	V
Output Low Voltage	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	—	0.45	V
Output High Voltage	V_{OH}	$I_{OH} = -400\mu\text{A}$	2.4	—	—	V

● AC CHARACTERISTICS ($T_a = 5\text{V} \pm 5\%$, $V_{PP} = V_{CC} \pm 0.6\text{V}$, $T_a = 0$ to $+70^\circ\text{C}$)

Parameter	Symbol	Test Conditions	min	max	Unit
Address to Output Delay	t_{ACC}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	—	300	ns
$\overline{\text{CE}}$ to Output Delay	t_{CE}	$\overline{\text{OE}} = V_{IL}$	—	300	ns
$\overline{\text{OE}}$ to Output Delay	t_{OE}	$\overline{\text{CE}} = V_{IL}$	10	150	ns
$\overline{\text{OE}}$ High to Output Float*	t_{DF}	$\overline{\text{CE}} = V_{IL}$	0	130	ns
Address to Output Hold	t_{OH}	$\text{CE} = \text{OE} = V_{IL}$	0	—	ns

* t_{DF} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

● SWITCHING CHARACTERISTICS


Test Condition

Input Pulse Levels: 0.45V to 2.4V

Input Rise and Fall Times: $\leq 20\text{ns}$.

Output Load: 1TTL Gate + 100pF

Reference Level for Measuring Timing: 0.8V and 2V



● CAPACITANCE ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}	$V_{in} = 0\text{V}$	—	4	6	pF
Output Capacitance	C_{out}	$V_{out} = 0\text{V}$	—	8	12	pF

PROGRAMMING OPERATION

DC PROGRAMMING CHARACTERISTICS ($T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{PP} = 21\text{V} \pm 0.5\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{in} = 5.25\text{V}$	—	—	10	μA
Output Low Voltage During Verify	V_{OL}	$I_{OL} = 2.1\text{mA}$	—	—	0.45	V
Output High Voltage During Verify	V_{OH}	$I_{OH} = -400\mu\text{A}$	2.4	—	—	V
V_{CC} Current (Active)	I_{CC2}		—	—	100	mA
Input Low Level	V_{IL}		0.1	—	0.8	V
Input High Level	V_{IH}		2.0	—	$V_{in} + 1$	V
V_{PP} Supply Current	I_{PP}	$\overline{\text{CE}} = \text{PGM} = V_{IL}$	—	—	30	mA

AC PROGRAMMING CHARACTERISTICS ($T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{PP} = 21\text{V} \pm 0.5\text{V}$)


Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	t_{AS}		2	—	—	μs
OE Setup Time	t_{OES}		2	—	—	μs
Data Setup Time	t_{DS}		2	—	—	μs
Address Hold Time	t_{AH}		0	—	—	μs
Data Hold Time	t_{DH}		2	—	—	μs
OE to Output Float Delay	t_{DF}		0	—	130	ns
V_{PP} Setup Time	t_{VS}		2	—	—	μs
PGM Pulse Width During Programming	t_{PW}		45	50	55	ms
$\overline{\text{CE}}$ Setup Time	t_{CES}		2	—	—	μs
Data Valid from $\overline{\text{OE}}$	t_{OE}		—	—	150	ns

Note: t_{DF} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.


SWITCHING CHARACTERISTICS

Test Condition


Input Pulse Level: 0.45V to 2.4V
 Input Rise and Fall Time: $\leq 20\text{ ns}$
 Reference Level for Measuring Timing: 0.8V and 2V




SUPPLY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE



ADDRESS ACCESS TIME VS. SUPPLY VOLTAGE




ADDRESS ACCESS TIME VS. AMBIENT TEMPERATURE



■ HIGH PERFORMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High Performance Programming Flowchart

● AC PROGRAMMING CHARACTERISTICS ($T_a=25^{\circ}\text{C}\pm 5^{\circ}\text{C}$, $V_{CC}=6\text{V}\pm 0.25\text{V}$, $V_{PP}=21\text{V}\pm 0.5\text{V}$)


Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	t_{AS}		2	—	—	μs
OE Setup Time	t_{OES}		2	—	—	μs
Data Setup Time	t_{DS}		2	—	—	μs
Address Hold Time	t_{AH}		0	—	—	μs
Data Hold Time	t_{DH}		2	—	—	μs
OE to Output Float Delay*	t_{DF}		0	—	130	ns
V_{PP} Setup Time	t_{VPS}		2	—	—	μs
V_{CC} Setup Time	t_{VCS}		2	—	—	μs
PGM Pulse Width during Initial Program	t_{PW}		0.95	1.0	1.05	ms
PGM Pulse Width during Over Program**	t_{OPW}		3.8	—	63	ms
CE Setup Time	t_{CES}		2	—	—	μs
Data Valid from OE	t_{OE}		—	—	150	ns

Notes) * t_{DF} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 ** t_{OPW} is defined as mentioned in flort chart.

● SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Level: 0.4V to 2.4V
 Input Rise and Fall Time: ≤ 20 ns
 Reference Level for Measuring Timing: 0.8V and 2V



HN27C64G-15, HN27C64G-20, HN27C64G-25

8192-word x 8-bit U.V. Erasable and Programmable CMOS ROM



The CMOS EPROM HN27C64 is a 8192-word by 8-bit erasable and electrically programmable ROM. This device is packaged in a 28-pin, dual-in-line package with transparent lid.

The transparent lid allows the memory content to be erased with ultraviolet light, where by a new pattern can then be written into the device.


■ FEATURES

- Low Power Dissipation 20mW/MHz typ. (Active Mode)
5 μ W typ. (Stand by Mode)
- Access Time 150ns max. (HN27C64G-15)
200ns max. (HN27C64G-20)
250ns max. (HN27C64G-25)
- Single Power Supply +5V \pm 10%
- Simple Programming Program Voltage; +21V D.C.
Program with One 50ms Pulse
- Support High Performance Programming
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes
- Fully Decoded On-chip Address Decode
- Compatible with Intel 2764

■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



■ MODE SELECTION

Mode	Pins CE (20)	OE (22)	PGM (27)	V _{PP} (1)	V _{CC} (28)	Outputs (11~13, 15~19)
Read	V _{IL}	V _{IL}	V _{IH}	V _{CC}	V _{CC}	Dout
Stand-by	V _{IH}	×	×	V _{CC}	V _{CC}	High Z
Program	V _{IL}	×	V _{IL}	V _{PP}	V _{CC}	Din
Program Verify	V _{IL}	V _{IL}	V _{IH}	V _{PP}	V _{CC}	Dout
Program Inhibit	V _{IH}	×	×	V _{PP}	V _{CC}	High Z

× : don't care

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
All Input and Output Voltage*	V _T	-1.0**~+7.0	V
V _{CC} Voltage*	V _{CC}	-0.6~+7.0	V
V _{PP} Voltage*	V _{PP}	-0.6~+25	V
Operating Temperature Range	T _{opr}	0~+70	°C
Storage Temperature Range	T _{stg}	-65~+125	°C

* With respect to GND

**Pulse Width: 50ns, DC: -0.6V

■ READ OPERATION

● DC AND OPERATING CHARACTERISTICS (T_a=0~+70°C, V_{CC}=5V±10%, V_{PP}=V_{CC}±0.6V)

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	I _{LI}	V _{CC} =5.5V, V _{in} =GND to V _{CC}	-	-	2	μA
Output Leakage Current	I _{LO}	V _{CC} =5.5V, V _{out} =GND to V _{CC}	-	-	2	μA
V _{PP} Current	I _{PP1}	V _{PP} =V _{CC} +0.6V	-	1	100	μA
V _{CC} Current (Stand-by)	I _{SB1}	CE=V _{IH}	-	-	1	mA
	I _{SB2}	CE=V _{CC} ±0.3V	-	1	100	μA
V _{CC} Current (Active)	I _{CC1}	CE=V _{IL} , I _{out} =0 mA	-	-	30	mA
	I _{CC2}	f=5MHz, I _{out} =0 mA	-	-	30	mA
Input Voltage	V _{IL}		-1.0*	-	0.8	V
	V _{IH}		2.2	-	V _{CC} +1.0	V
Output Voltage	V _{OL}	I _{OL} =2.1 mA	-	-	0.45	V
	V _{OH}	I _{OH} =-400μA	2.4	-	-	V

*Pulse Width: 50ns, DC: V_{IL} min = -0.3V

● AC CHARACTERISTICS (T_a=0~+70°C, V_{CC}=5V±10%, V_{PP}=V_{CC}±0.6V)

Parameter	Sym- bol	Test Condition	HN27C64G-15				HN27C64G-20		HN27C64G-25		Unit
			min	max	min	max	min	max			
Address to Output Delay	t _{ACC}	CE=OE=V _{IL} , PGM=V _{IH}	-	150	-	200	-	250	-	ns	
CE to Output Delay	t _{CE}	OE=V _{IL} , PGM=V _{IH}	-	150	-	200	-	250	-	ns	
OE to Output Delay	t _{OE}	CE=V _{IL} , PGM=V _{IH}	10	60	10	70	10	100	-	ns	
OE High to Output Float	t _{DF}	CE=V _{IL} , PGM=V _{IH}	0	50	0	60	0	90	-	ns	
Address to Output Hold	t _{OH}	CE=OE=V _{IL} , PGM=V _{IH}	0	-	0	-	0	-	-	ns	


● CAPACITANCE (T_a=25°C, f=1MHz)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C _{in}	V _{in} =0V	-	4	6	pF
Output Capacitance	C _{out}	V _{out} =0V	-	8	12	pF

● SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Levels:	0.45V to 2.4V
Input Rise and Fall Time:	≤20ns
Output Load:	1TTL + 100pF
Reference Level for Measuring Timing:	0.8V and 2V



■ PROGRAMMING OPERATION

● DC PROGRAMMING CHARACTERISTICS ($T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{PP} = 21\text{V} \pm 0.5\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{IN} = 5.25\text{V}/0.45\text{V}$	—	—	2	μA
Output Low Voltage During Verify	V_{OL}	$I_{OL} = 2.1\text{ mA}$	—	—	0.45	V
Output High Voltage During Verify	V_{OH}	$I_{OH} = -400\ \mu\text{A}$	2.4	—	—	V
V_{CC} Current (Active)	I_{CC}		—	—	30	mA
Input Low Level	V_{IL}		-0.1	—	0.8	V
Input High Level	V_{IH}		2.2	—	$V_{CC} + 1.0$	V
V_{PP} Supply Current	I_{PP}	$\overline{\text{CE}} = \text{PGM} = V_{IL}$	—	—	30	mA

Notes) 1. V_{CC} must be applied before V_{PP} and removed after V_{PP} .

2. V_{PP} must not exceed 25V including overshoot.

3. An influence may be had upon device reliability if the device is installed or removed while $V_{PP} = 21\text{V}$.

4. Do not alter V_{PP} either V_{IL} to 21V or 21V to V_{IL} when $\overline{\text{CE}} = \text{PGM} = \text{Low}$.


● AC PROGRAMMING CHARACTERISTICS ($T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{PP} = 21\text{V} \pm 0.5\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	t_{AS}		2	—	—	μs
OE Setup Time	t_{OES}		2	—	—	μs
Data Setup Time	t_{DS}		2	—	—	μs
Address Hold Time	t_{AH}		0	—	—	μs
Data Hold Time	t_{DH}		2	—	—	μs
$\overline{\text{OE}}$ to Output Float Delay	t_{DF}		0	—	130	ns
V_{PP} Setup Time	t_{VS}		2	—	—	μs
PGM Pulse Width During Programming	t_{PW}		25	50	55	ms
CE Setup Time	t_{CES}		2	—	—	μs
Data Valid from $\overline{\text{OE}}$	t_{OE}		—	—	150	ns

● SWITCHING CHARACTERISTICS

Test Condition

- Input Pulse Level: 0.45V to 2.4V
- Input Rise and Fall Time: ≤20ns
- Reference Level for Measuring Timing: 0.8V and 2V




■ ERASE

Erase of HN27C64 is performed by exposure to ultraviolet light of 2537Å and all the output data are changed to "1" after this erase procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erase is 15W-sec/cm².

■ HIGH PERFORMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High Performance Programming Flowchart

● AC PROGRAMMING CHARACTERISTICS ($T_a=25^{\circ}\text{C}\pm 5^{\circ}\text{C}$, $V_{CC}=6\text{V}\pm 0.25\text{V}$, $V_{PP}=21\text{V}\pm 0.5\text{V}$)


Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	t_{AS}		2	—	—	μs
$\overline{\text{OE}}$ Setup Time	t_{OES}		2	—	—	μs
Data Setup Time	t_{DS}		2	—	—	μs
Address Hold Time	t_{AH}		0	—	—	μs
Data Hold Time	t_{DH}		2	—	—	μs
$\overline{\text{OE}}$ to Output Float Delay*	t_{OF}		0	—	130	ns
V_{PP} Setup Time	t_{VPS}		2	—	—	μs
V_{CC} Setup Time	t_{VCS}		2	—	—	μs
PGM Pulse Width during Initial Program	t_{PW}		0.95	1.0	1.05	ms
PGM Pulse Width during Over Program**	t_{OPW}		3.8	—	63	ms
$\overline{\text{CE}}$ Setup Time	t_{CES}		2	—	—	μs
Data Valid from $\overline{\text{OE}}$	t_{OE}		—	—	150	ns

Notes) * t_{DF} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 ** t_{OPW} is defined as mentioned in float chart.


● SWITCHING CHARACTERISTICS

Test Condition


- Input Pulse Level: 0.45V to 2.4V
- Input Rise and Fall Time: $\leq 20\text{ns}$
- Reference Level for Measuring Timing: 0.8V and 2V




SUPPLY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE




SUPPLY CURRENT VS. FREQUENCY




ACCESS TIME VS. LOAD CAPACITANCE




ACCESS TIME VS. SUPPLY VOLTAGE




ACCESS TIME VS. AMBIENT TEMPERATURE




OUTPUT CURRENT VS. OUTPUT VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE



•STANDBY CURRENT VS. AMBIENT TEMPERATURE



STANDBY CURRENT VS. SUPPLY VOLTAGE



HN4827128G-25, HN4827128G-30, HN4827128G-45


16384-word x 8-bit UV Erasable and Programmable Read Only Memory

The HN4827128 is a 16384 word by 8 bit erasable and electrically programmable ROM. This device is packaged in a dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern, whereby a new pattern can then be written into the device.

■ FEATURES


- Single Power Supply +5V ± 5%
- Simple Programming Program Voltage: +21V DC
Program with One 50ms Pulse
- Static No Clocks Required
Inputs and Outputs TTL Compatible During Both Read and Program Mode.
- Access Time 250ns/300ns/450ns
- Absolute Max. Rating of Vpp Pin 26.5V
- Low Stand-by Current 35mA
- High Performance Programming Available
- Compatible with INTEL 27128

■ BLOCK DIAGRAM




■ MODE SELECTION

MODE	Pins	CE (20)	OE (22)	PGM (27)	V _{PP} (1)	V _{CC} (28)	Outputs (11~13, 15~19)
Read		V _{IL}	V _{IL}	V _{IH}	V _{CC}	V _{CC}	Dout
Stand by		V _{IH}	×	×	V _{CC}	V _{CC}	High Z
Program		V _{IL}	×	V _{IL}	V _{PP}	V _{CC}	Din
Program Verify		V _{IL}	V _{IL}	V _{IH}	V _{PP}	V _{CC}	Dout
Program Inhibit		V _{IH}	×	×	V _{PP}	V _{CC}	High Z



■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Operating Temperature Range	T_{opr}	0 to +70	°C
Storage Temperature Range	T_{stg}	-65 to +125	°C
All Input and Output Voltages*	V_{IN}, V_{out}	-0.6 to +7	V
V_{PP} Voltage*	V_{PP}	-0.6 to +26.5	V
V_{CC} Voltage*	V_{CC}	-0.6 to +7	V

* with respect to GND

■ READ OPERATION

● DC AND OPERATING CHARACTERISTICS ($T_a=0$ to +70°C, $V_{CC}=5V \pm 5\%$, $V_{PP}=V_{CC} \pm 0.6V$)

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{CC}=5.25V, V_{IN}=5.25V$	—	—	10	μA
Output Leakage Current	I_{LO}	$V_{CC}=5.25V, V_{out}=5.25V/0.45V$	—	—	10	μA
V_{PP} Current	I_{PP1}	$V_{PP}=V_{CC}+0.6V$	—	—	5	mA
V_{CC} Current (Standby)	I_{CC1}	$\overline{CE}=V_{IH}$	—	—	35	mA
V_{CC} Current (Active)	I_{CC2}	$\overline{CE}=\overline{OE}=V_{IL}$	—	60	100	mA
Input Low Voltage	V_{IL}		-0.1	—	0.8	V
Input High Voltage	V_{IH}		2.0	—	$V_{CC}+1$	V
Output Low Voltage	V_{OL}	$I_{OL}=2.1mA$	—	—	0.45	V
Output High Voltage	V_{OH}	$I_{OH}=-400\mu A$	2.4	—	—	V

● AC CHARACTERISTICS ($T_a=0$ to 70°C, $V_{CC}=5V \pm 5\%$, $V_{PP}=V_{CC} \pm 0.6V$)


Parameter	Symbol	Test Condition	HN4827128G-25		HN4827128G-30		HN4827128G-45		Unit
			min	max	min	max	min	max	
Address to Output Delay	t_{ACC}	$\overline{CE}=\overline{OE}=V_{IL}$	—	250	—	300	—	450	ns
\overline{CE} to Output Delay	t_{CE}	$\overline{OE}=V_{IL}$	—	250	—	300	—	450	ns
\overline{OE} to Output Delay	t_{OE}	$\overline{CE}=V_{IL}$	—	100	—	120	—	150	ns
\overline{OE} High to Output Float	t_{DF}^*	$\overline{CE}=V_{IL}$	0	60	0	105	0	130	ns
Address to Output Hold	t_{OH}	$\overline{CE}=\overline{OE}=V_{IL}$	0	—	0	—	0	—	ns

* t_{DF} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

● SWITCHING CHARACTERISTICS

Test Condition

- Input Pulse Levels: 0.45V to 2.4V
- Input Rise and Fall Time: ≤ 20 ns
- Output Load: 1 TTL Gate + 100 pF
- Reference Level for Measuring Timing: 0.8V and 2V



● CAPACITANCE ($T_a=25^\circ C, f=1$ MHz)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}	$V_{in}=0V$	—	4	6	pF
Output Capacitance	C_{out}	$V_{out}=0V$	—	8	12	pF

■ PROGRAMMING OPERATION

● DC PROGRAMMING CHARACTERISTICS ($T_a=25^{\circ}\text{C}\pm 5^{\circ}\text{C}$, $V_{CC}=5\text{V}\pm 5\%$, $V_{PP}=21\text{V}\pm 0.5\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{IN}=5.25\text{V}$	—	—	10	μA
Output Low Voltage During Verify	V_{OL}	$I_{OL}=2.1\text{mA}$	—	—	0.45	V
Output High Voltage During Verify	V_{OH}	$I_{OH}=-400\mu\text{A}$	2.4	—	—	V
V_{CC} Current (Active)	I_{CC2}		—	—	100	mA
Input Low Level	V_{IL}		-0.1	—	0.8	V
Input High Level	V_{IH}		2.0	—	$V_{CC}+1$	V
V_{PP} Supply Current	I_{PP}	$\overline{\text{CE}}=\overline{\text{PGM}}=V_{IL}$	—	—	30	mA

● AC PROGRAMMING CHARACTERISTICS ($T_a=25^{\circ}\text{C}\pm 5^{\circ}\text{C}$, $V_{CC}=5\text{V}\pm 5\%$, $V_{PP}=21\text{V}\pm 0.5\text{V}$)


Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	t_{AS}		2	—	—	μs
OE Setup Time	t_{OES}		2	—	—	μs
Data Setup Time	t_{DS}		2	—	—	μs
Address Hold Time	t_{AH}		0	—	—	μs
Data Hold Time	t_{DH}		2	—	—	μs
OE to Output Float Delay	t_{DF}		0	—	130	ns
V_{PP} Setup Time	t_{VS}		2	—	—	μs
PGM Pulse Width During Programming	t_{PW}		45	50	55	ms
CE Setup Time	t_{CES}		2	—	—	μs
Data Valid from OE	t_{OE}		—	—	150	ns

Note: t_{DF} defines the time at which the output achieves the open circuit condition and is, not referenced to output voltage levels.

● SWITCHING CHARACTERISTICS

Test Condition

- Input Pulse Level: 0.45V to 2.4V
- Input Rise and Fall Time: $\leq 20\text{ ns}$
- Reference Level for Measuring Timing: 0.8V and 2V




● ERASE

Erasure of HN4827128 is performed by exposure to ultraviolet light of 2537Å and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15 W·sec/cm².

■ HIGH PERFORMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm shown in following flow chart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High Performance Programming Flowchart

● AC PROGRAMMING CHARACTERISTICS ($T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 6\text{V} \pm 0.25\text{V}$, $V_{PP} = 21\text{V} \pm 0.5\text{V}$)


Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	t_{AS}		2	—	—	μs
OE Setup Time	t_{OES}		2	—	—	μs
Data Setup Time	t_{DS}		2	—	—	μs
Address Hold Time	t_{AH}		0	—	—	μs
Data Hold Time	t_{DH}		2	—	—	μs
OE to Output Float Delay*	t_{DF}		0	—	130	ns
V_{PP} Setup Time	t_{VPS}		2	—	—	μs
V_{CC} Setup Time	t_{VCS}		2	—	—	μs
PGM Pulse Width during Initial Program	t_{PW}		0.95	1.0	1.05	ms
PGM Pulse Width during Over Program**	t_{OPW}		3.8	—	63	ms
CE Setup Time	t_{CES}		2	—	—	μs
Data Valid from OE	t_{OE}		—	—	150	ns

* t_{DF} defines the time at which the output achieves the open circuit conditions and is not referenced to output voltage levels.
 ** t_{OPW} is defined as mentioned in flow chart.


● SWITCHING CHARACTERISTICS

Test Condition


- Input Pulse Level: 0.45V to 2.4V
- Input Rise and Fall Time: $\leq 20\text{ ns}$
- Reference Level for Measuring Timing: 0.8V and 2V




SUPPLY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE



ADDRESS ACCESS TIME VS. SUPPLY VOLTAGE



ADDRESS ACCESS TIME VS. AMBIENT TEMPERATURE



HN4827128P-30

Preliminary

16384-word x 8-bit One Time Electrically Programmable ROM



The HN4827128P-30 is a 16384-word by 8-bit one time electrically programmable ROM. Initially, all bits of the HN4827128P-30 are in the "1" state (Output High).

Data is introduced by selectively programming "0" into the desired bit locations. This device is packaged in a 28 pin, dual-in-line plastic package. Therefore, this device can not be re-written.


■ FEATURES

- Single Power Supply +5V ±5%
- Simple Programming Program Voltage: +21V DC
Program with One 50ms Pulse
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Mode.
- Access Time 300ns
- Absolute Max. Rating of V_{PP} Pin 26.5V
- Low Stand-by Current 35mA
- High Performance Programming Available
- Compatible with Intel P27128

■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



■ MODE SELECTION

MODE	Pins CE (20)	OE (22)	PGM (27)	V_{PP} (1)	V_{CC} (28)	Outputs (11~13, 15~19)
Read	V_{IL}	V_{IL}	V_{IH}	V_{CC}	V_{CC}	Dout
Stand by	V_{IH}	×	×	V_{CC}	V_{CC}	High Z
Program	V_{IL}	×	V_{IL}	V_{PP}	V_{CC}	Din
Program Verify	V_{IL}	V_{IL}	V_{IH}	V_{PP}	V_{CC}	Dout
Program Inhibit	V_{IH}	×	×	V_{PP}	V_{CC}	High Z

× : Don't care

Note: The specifications of this device are subject to change without notice.
Please contact your nearest Hitachi's Sales Dept. regarding specifications.

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Operating Temperature Range	T_{ppr}	0 to +70	°C
Storage Temperature Range	T_{stg}	-55 to +125	°C
All Input and Output Voltages*	V_{IN}, V_{out}	-0.6 to +7	V
V_{PP} Voltage*	V_{PP}	-0.6 +26.5	V
V_{CC} Voltage*	V_{CC}	-0.6 to +7	V

* with respect to GND

■ READ OPERATION

● DC AND OPERATING CHARACTERISTICS ($T_a = 0$ to +70°C, $V_{CC} = 5V \pm 5%$, $V_{PP} = V_{CC} \pm 0.6V$)

Parameter	Symbol	Test Conditions	min			typ			max			Unit
Input Leakage Current	I_{LI}	$V_{CC} = 5.25V, V_{IN} = 5.25V$	-			-			10			μA
Output Leakage Current	I_{LO}	$V_{CC} = 5.25V, V_{out} = 5.25V/0.45V$	-			-			10			μA
V_{PP} Current	I_{PP1}	$V_{PP} = V_{CC} + 0.6V$	-			-			15			mA
V_{CC} Current (Standby)	I_{CC1}	$\overline{CE} = V_{IH}$	-			-			35			mA
V_{CC} Current (Active)	I_{CC2}	$\overline{CE} = \overline{OE} = V_{IL}$	-			60			100			mA
Input Low Voltage	V_{IL}		-0.1			-			0.8			V
Input High Voltage	V_{IH}		2.0			-			$V_{CC} + 1$			V
Output Low Voltage	V_{OL}	$I_{OL} = 2.1mA$	-			-			0.45			V
Output High Voltage	V_{OH}	$I_{OH} = -400\mu A$	2.4			-			-			V

● AC CHARACTERISTICS ($T_a = 0$ to 70°C, $V_{CC} = 5V \pm 5%$, $V_{PP} = V_{CC} \pm 0.6V$)


Parameter	Symbol	Test Conditions	min	max	Unit
Address to Output Delay	t_{ACC}	$\overline{CE} = \overline{OE} = V_{IL}$	-	300	ns
CE to Output Delay	t_{CE}	$\overline{OE} = V_{IL}$	-	300	ns
OE to Output Delay	t_{OE}	$\overline{CE} = V_{IL}$	-	120	ns
OE High to Output Float*	t_{DF}	$\overline{CE} = V_{IL}$	0	105	ns
Address to Output Hold	t_{OH}	$\overline{CE} = \overline{OE} = V_{IL}$	0	-	ns

* t_{DF} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

● SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Levels: 0.45V to 2.4V
 Input Rise and Fall Time: ≤ 20 ns
 Output Load: 1 TTL Gate + 100 pF
 Reference Level for Measuring Timing: 0.8V and 2V



● CAPACITANCE ($T_a = 25^\circ C, f = 1$ MHz)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}	$V_{in} = 0V$	-	4	6	pF
Output Capacitance	C_{out}	$V_{out} = 0V$	-	8	12	pF

PROGRAMMING OPERATION

DC PROGRAMMING CHARACTERISTICS ($T_a=25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC}=5\text{V} \pm 5\%$, $V_{PP}=21\text{V} \pm 0.5\text{V}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{IN}=5.25\text{V}$	—	—	10	μA
Output Low Voltage During Verify	V_{OL}	$I_{OL}=2.1\text{mA}$	—	—	0.45	V
Output High Voltage During Verify	V_{OH}	$I_{OH}=-400\mu\text{A}$	2.4	—	—	V
V_{CC} Current (Active)	I_{CC2}		—	—	100	mA
Input Low Level	V_{IL}		-0.1	—	0.8	V
Input High Level	V_{IH}		2.0	—	$V_{CC}+1$	V
V_{PP} Supply Current	I_{PP}	$\overline{\text{CE}}=\overline{\text{PGM}}=V_{IL}$	—	—	30	mA

AC PROGRAMMING CHARACTERISTICS ($T_a=25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, $V_{CC}=5\text{V} \pm 5\%$, $V_{PP}=21\text{V} \pm 0.5\text{V}$)


Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	t_{AS}		2	—	—	μs
$\overline{\text{OE}}$ Setup Time	t_{OES}		2	—	—	μs
Data Setup Time	t_{DS}		2	—	—	μs
Address Hold Time	t_{AH}		0	—	—	μs
Data Hold Time	t_{DH}		2	—	—	μs
$\overline{\text{OE}}$ to Output Float Delay	t_{DF}		0	—	130	ns
V_{PP} Setup Time	t_{VS}		2	—	—	μs
PGM Pulse Width During Programming	t_{PW}		45	50	55	ms
$\overline{\text{CE}}$ Setup Time	t_{CES}		2	—	—	μs
Data Valid from $\overline{\text{OE}}$	t_{OE}		—	—	150	ns

Note: t_{DF} defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

SWITCHING CHARACTERISTICS


Test Condition

- Input Pulse Level: 0.45V to 2.4V
- Input Rise and Fall Time: $\leq 20\text{ ns}$
- Reference Level for Measuring Timing: 0.8V and 2V



■ HIGH PERFORMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm shown in following flow chart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High Performance Programming Flowchart

● AC PROGRAMMING CHARACTERISTICS (Ta=25°C±5°C, Vcc=6V±0.25V, Vpp=21V±0.5V)

Parameter	Symbol	*Test Condition	min	typ	max	Unit
Address Setup Time	<i>t_{AS}</i>		2	—	—	μs
OE Setup Time	<i>t_{OES}</i>		2	—	—	μs
Data Setup Time	<i>t_{DS}</i>		2	—	—	μs
Address Hold Time	<i>t_{AH}</i>		0	—	—	μs
Data Hold Time	<i>t_{DH}</i>		2	—	—	μs
OE to Output Float Delay*	<i>t_{DF}</i>		0	—	130	ns
Vpp Setup Time	<i>t_{VPS}</i>		2	—	—	μs
Vcc Setup Time	<i>t_{VCS}</i>		2	—	—	μs
PGM Pulse Width during Initial Program	<i>t_{PW}</i>		0.95	1.0	1.05	ms
PGM Pulse Width during Over Program**	<i>t_{OPW}</i>		3.8	—	63	ms
CE Setup Time	<i>t_{CES}</i>		2	—	—	μs
Data Valid from OE	<i>t_{OE}</i>		—	—	150	ns

* *t_{DF}* defines the time at which the output achieves the open circuit conditions and is not referenced to output voltage levels.

** *t_{OPW}* is defined as mentioned in flow chart.


● SWITCHING CHARACTERISTICS

Test Condition

Input Pulse Level: 0.4V to 2.4V

Input Rise and Fall Time: ≤ 20 ns

Reference Level for Measuring Timing: 0.8V and 2V




HN27256G-25, HN27256G-30


32768-word x 8-bit UV Erasable and Programmable ROM

■ FEATURES


- Single Power Supply +5V ± 5%
- High Performance Programming . . Program Voltage: +12.5V D.C.
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes
- Access Time HN27256G-25: 250ns(max.)
HN27256G-30: 300ns(max.)
- Absolute Max. Rating of V_{pp} pin . . 14.0V
- Low Stand-by Current 40mA (stand-by)
- Compatible with INTEL 27256



■ PIN ARRANGEMENT



■ BLOCK DIAGRAM



■ MODE SELECTION

Mode	Pins	\overline{CE} (20)	\overline{OE} (22)	V_{PP} (1)	V_{CC} (28)	Outputs (11 ~ 13, 15 ~ 19)
Read		V_{IL}	V_{IL}	V_{CC}	V_{CC}	Dout
Output Disable		V_{IL}	V_{IH}	V_{CC}	V_{CC}	High Z
Standby		V_{IH}	X	V_{CC}	V_{CC}	High Z
High Performance Program		V_{IL}	V_{IH}	V_{PP}	V_{CC}	Din
Program Verify		V_{IH}	V_{IL}	V_{PP}	V_{CC}	Dout
Optional Verify		V_{IL}	V_{IL}	V_{PP}	V_{CC}	Dout
Program Inhibit		V_{IH}	V_{IH}	V_{PP}	V_{CC}	High Z

Note) X: Don't care.

■ ABSOLUTE MAXIMUM RATING

Item	Symbol	Value	Unit
Operating Temperature Range	T_{opr}	0 to +70	°C
Storage Temperature Range	T_{stg}	-65 to +125	°C
Storage Temperature Range Under Bias	T_{bias}	-10 to +80	°C
All Input and Output Voltages*	V_{IN}, V_{out}	-0.6 to +7	V
V_{PP} Voltage*	V_{PP}	-0.6 to +14.0	V
V_{CC} Voltage*	V_{CC}	-0.6 to +7	V

* with respect to GND.

■ READ OPERATION

● DC AND OPERATING CHARACTERISTICS ($T_a=0\sim+70^\circ\text{C}$, $V_{CC}=5\text{V}\pm 5\%$)

Parameter	Symbol	Test Conditions	min.	typ.	max.	Unit
Input Leakage Current	I_{LI}	$V_{IN} = 5.25\text{V}$	-	-	10	μA
Output Leakage Current	I_{LO}	$V_{out} = 5.25\text{V}/0.45\text{V}$	-	-	10	μA
V_{PP} Current	I_{PP1}	$V_{PP} = 5.5\text{V}$	-	-	5	mA
V_{CC} Current (Standby)	I_{CC1}	$\overline{\text{CE}} = V_{IH}$	-	-	40	mA
V_{CC} Current (Active)	I_{CC2}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	-	45	100	mA
Input Low Voltage	V_{IL}		-0.1	-	0.8	V
Input High Voltage	V_{IH}		2.0	-	$V_{CC} + 1$	V
Output Low Voltage	V_{OL}	$I_{OL} = 2.1\text{mA}$	-	-	0.45	V
Output High Voltage	V_{OH}	$I_{OH} = -400\mu\text{A}$	2.4	-	-	V
V_{PP} Voltage	V_{PP}		3.8	-	V_{CC}	V

● AC CHARACTERISTICS ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5\text{V}\pm 5\%$)


Parameter	Symbol	Test Condition	HN27256G-25		HN27256G-30		Unit
			min.	max.	min.	max.	
Address to Output Delay	t_{ACC}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	-	250	-	300	ns
$\overline{\text{CE}}$ to Output Delay	t_{CE}	$\overline{\text{OE}} = V_{IL}$	-	250	-	300	ns
$\overline{\text{OE}}$ to Output Delay	t_{OE}	$\overline{\text{CE}} = V_{IL}$	-	100	-	120	ns
$\overline{\text{OE}}$ High to Output Float	t_{DF}	$\overline{\text{CE}} = V_{IL}$	0	60	0	105	ns
Address to Output Hold	t_{OH}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	0	-	0	-	ns

Note: t_{DF} defines the time at which the Output achieves the open circuit condition and Data is no longer driven.

■ SWITCHING CHARACTERISTICS

TEST CONDITION

Input pulse levels:	0.45V to 2.4V
Input rise and fall time:	$\leq 20\text{ns}$
Output load:	1 TTL Gate +100pF
Reference level for measuring timing:	0.8V and 2V




■ CAPACITANCE ($T_a=25^{\circ}\text{C}$, $f=1\text{MHz}$)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit.
Input Capacitance	C_{in}	$V_{in} = 0\text{ V}$	-	4	6	pF
Output Capacitance	C_{out}	$V_{out} = 0\text{ V}$	-	8	12	pF

■ HIGH PERFORMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High Performance Programming Flowchart

■ HIGH PERFORMANCE PROGRAMMING OPERATION

- DC PROGRAMMING CHARACTERISTICS ($T_a=25^{\circ}\text{C}\pm 5^{\circ}\text{C}$, $V_{CC}=6\text{V}\pm 0.25\text{V}$, $V_{PP}=12.5\text{V}\pm 0.3\text{V}$)

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Input Leakage Current	I_{LI}	$V_{IN} = 5.25\text{ V}$	–	–	10	μA
Output Low Voltage During Verify	V_{OL}	$I_{OL} = 2.1\text{ mA}$	–	–	0.45	V
Output High Voltage During Verify	V_{OH}	$I_{OH} = -400\ \mu\text{A}$	2.4	–	–	V
V_{CC} Current (Active)	I_{CC2}		–	–	100	mA
Input Low Level	V_{IL}		-0.1	–	0.8	V
Input High Level	V_{IH}		2.0	–	V_{CC}	V
V_{PP} Supply Current	I_{PP2}	$\overline{\text{CE}} = V_{IL}$	–	–	50	mA

- AC PROGRAMMING CHARACTERISTICS ($T_a=25^{\circ}\text{C}\pm 5^{\circ}\text{C}$, $V_{CC}=6\text{V}\pm 0.25\text{V}$, $V_{PP}=12.5\text{V}\pm 0.3\text{V}$)

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Address Setup Time	t_{AS}		2	–	–	μs
$\overline{\text{OE}}$ Setup Time	t_{OES}		2	–	–	μs
Data Setup Time	t_{DS}		2	–	–	μs
Address Hold Time	t_{AH}		0	–	–	μs
Data Hold Time	t_{DH}		2	–	–	μs
$\overline{\text{OE}}$ to Output Float Delay	t_{DFP}		0	–	130	ns
V_{PP} Setup Time	t_{VPS}		2	–	–	μs
V_{CC} Setup Time	t_{VCP}		2	–	–	μs
PGM Pulse Width During Initial Programming	t_{PW}		0.95	1.0	1.05	ms
$\overline{\text{CE}}$ Pulse Width During Overprogramming	t_{OPW}		2.85	–	78.75	ms
$\overline{\text{CE}}$ Setup Time	t_{CES}		2	–	–	μs
Data Valid from $\overline{\text{OE}}$	t_{OE}		–	–	150	ns


Notes: t_{OPW} is defined as mentioned in flow chart.

t_{DFP} defines the time at which the output achieves the open circuit condition and data is no longer driven.

■ SWITCHING CHARACTERISTICS

● TEST CONDITION


- Input pulse level: 0.45V to 2.4V
- Input rise and fall time: $\leq 20\text{ns}$
- Reference level for measuring timing: 0.8V and 2V




■ ERASE

Erasure of HN27256G is performed by exposure to ultraviolet light of 2537\AA and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15W. sec/cm^2


SUPPLY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE



ADDRESS ACCESS TIME VS. SUPPLY VOLTAGE



ADDRESS ACCESS TIME VS. AMBIENT TEMPERATURE




HN27C256G-20, HN27C256G-25, HN27C256G-30


32768-word x 8-bit CMOS UV Erasable and Programmable ROM

FEATURES


- Low Power Dissipation 20mW/MHz typ. (Active Mode)
5 μ W typ. (Standby Mode)
- Access Time 200ns max. (HN27C256G-20)
250ns max. (HN27C256G-25)
300ns max. (HN27C256G-30)
- Single Power Supply 5V \pm 5%
- High Performance Programming . . Program Voltage: +12.5V DC
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes
- Absolute Max. Rating of V_{PP} pin. . . 14.0V
- Compatible with INTEL 27256



PIN ARRANGEMENT



BLOCK DIAGRAM



MODE SELECTION

Mode	Pins	\overline{CE} (20)	\overline{OE} (22)	V_{PP} (1)	V_{CC} (28)	Outputs (11 ~ 13, 15 ~ 19)
Read		V_{IL}	V_{IL}	V_{CC}	V_{CC}	Dout
Output Disable		V_{IL}	V_{IH}	V_{CC}	V_{CC}	High Z
Standby		V_{IH}	X	V_{CC}	V_{CC}	High Z
High Performance Program		V_{IL}	V_{IH}	V_{PP}	V_{CC}	Din
Program Verify		V_{IH}	V_{IL}	V_{PP}	V_{CC}	Dout
Optional Verify		V_{IL}	V_{IL}	V_{PP}	V_{CC}	Dout
Program Inhibit		V_{IH}	V_{IH}	V_{PP}	V_{CC}	High Z

Note) X: Don't care.

■ ABSOLUTE MAXIMUM RATING

Item	Symbol	Value	Unit
Operating Temperature Range	T_{opr}	0 to +70	°C
Storage Temperature Range	T_{stg}	-65 to +125	°C
Storage Temperature Range Under Bias	T_{bias}	-10 to +80	°C
All Input and Output Voltages*	V_{IN}, V_{OUT}	-1.0** to +7	V
V_{PP} Voltage*	V_{PP}	-0.6 to +14	V
V_{CC} Voltage*	V_{CC}	-0.6 to +7	V

* with respect to GND. ** Pulse width: 50ns, DC: V_{IL} min = -0.6V

■ READ OPERATION

● DC AND OPERATING CHARACTERISTICS ($T_a = 0 \sim +70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{in} = 5.25\text{V}$	-	-	2	μA
Output Leakage Current	I_{LO}	$V_{out} = 5.25\text{V}/0.4\text{V}$	-	-	2	μA
V_{PP} Current	I_{PP1}	$V_{PP} = 5.5\text{V}$	-	1	20	μA
V_{CC} Current (Standby)	I_{SB1}	$\overline{\text{CE}} = V_{IH}$	-	-	1	mA
	I_{SB2}	$\overline{\text{CE}} = V_{CC} \pm 0.3\text{V}$	-	1	20	μA
V_{CC} Current (Active)	I_{CC1}	$\overline{\text{CE}} = V_{IL}, I_{out} = 0\text{ mA}$	-	-	30	mA
	I_{CC2}	$f = 5\text{ MHz}, I_{out} = 0\text{ mA}$	-	-	30	mA
	I_{CC3}	$f = 1\text{ MHz}, I_{out} = 0\text{ mA}$	-	-	8	mA
Input Voltage	V_{IL}		-1.0*	-	0.8	V
	V_{IH}		2.2	-	$V_{CC}+1.0$	V
Output Voltage	V_{OL}	$I_{OL} = 2.1\text{ mA}$	-	-	0.45	V
	V_{OH1}	$I_{OH} = -400\ \mu\text{A}$	2.4	-	-	V
	V_{OH2}	$I_{OH} = -100\ \mu\text{A}$	$V_{CC}-0.7$	-	-	V
V_{PP} Voltage	V_{PP}		3.8	-	V_{CC}	V

* Pulse width: 50ns, DC: V_{IL} min = -0.3V

● AC CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{PP} = V_{CC}$)


Parameter	Symbol	Test Condition	HN27C256G-20		HN27C256G-25		HN27C256G-30		Unit
			min.	max.	min.	max.	min.	max.	
Address to Output Delay	t_{ACC}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	-	200	-	250	-	300	ns
$\overline{\text{CE}}$ to Output Delay	t_{CE}	$\overline{\text{OE}} = V_{IL}$	-	200	-	250	-	300	ns
$\overline{\text{OE}}$ to Output Delay	t_{OE}	$\overline{\text{CE}} = V_{IL}$	10	70	10	100	10	150	ns
$\overline{\text{OE}}$ High to Output Float	t_{DF}	$\overline{\text{CE}} = V_{IL}$	0	50	0	60	0	105	ns
Address to Output Hold	t_{OH}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$	0	-	0	-	0	-	ns

Note: t_{DF} defines the time at which the Output achieves the open circuit condition and Data is no longer driven.

■ SWITCHING CHARACTERISTICS

TEST CONDITION

Input pulse levels: 0.45V to 2.4V
 Input rise and fall time: $\leq 20\text{ns}$
 Output load: 1 TTL Gate +100pF
 Reference level for measuring timing: 0.8V and 2.0V




■ CAPACITANCE ($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit.
Input Capacitance	C_{in}	$V_{in} = 0\text{ V}$	—	4	6	pF
Output Capacitance	C_{out}	$V_{out} = 0\text{ V}$	—	8	12	pF

■ HIGH PERFORMANCE PROGRAMMING

This device can be applied the High Performance Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



High Performance Programming Flowchart

■ HIGH PERFORMANCE PROGRAMMING OPERATION

● DC PROGRAMMING CHARACTERISTICS ($T_a=25^{\circ}\text{C}\pm 5^{\circ}\text{C}$, $V_{CC}=6\text{V}\pm 0.25\text{V}$, $V_{PP}=12.5\text{V}\pm 0.3\text{V}$)

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Input Leakage Current	I_{LI}	$V_{IN} = 6.25\text{V}/0.45\text{V}$	-	-	2	μA
Output Low Voltage During Verify	V_{OL}	$I_{OL} = 2.1\text{ mA}$	-	-	0.45	V
Output High Voltage During Verify	V_{OH}	$I_{OH} = -400\ \mu\text{A}$	2.4	-	-	V
V_{CC} Current (Active)	I_{CC2}		-	-	100	mA
Input Low Level	V_{IL}		-0.1	-	0.8	V
Input High Level	V_{IH}		2.2	-	V_{CC}	V
V_{PP} Supply Current	I_{PP2}	$\overline{\text{CE}} = V_{IL}$	-	-	30	mA

- Notes) 1. V_{CC} must be applied before V_{PP} and removed after V_{PP} .
 2. V_{PP} must not exceed 13V including overshoot.
 3. An influence may be had upon device reliability if the device is installed or removed while $V_{PP} = 12.5\text{V}$.
 4. Do not alter V_{PP} either V_{IL} to 12.5V or 12.5V to V_{IL} when $\overline{\text{CE}} = \text{Low}$.

● AC PROGRAMMING CHARACTERISTICS ($T_a=25^{\circ}\text{C}\pm 5^{\circ}\text{C}$, $V_{CC}=6\text{V}\pm 0.25\text{V}$, $V_{PP}=12.5\text{V}\pm 0.3\text{V}$)

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
Address Setup Time	t_{AS}		2	-	-	μs
$\overline{\text{OE}}$ Setup Time	t_{OES}		2	-	-	μs
Data Setup Time	t_{DS}		2	-	-	μs
Address Hold Time	t_{AH}		0	-	-	μs
Data Hold Time	t_{DH}		2	-	-	μs
$\overline{\text{OE}}$ to Output Float Delay	t_{DF}		-	-	130	ns
V_{PP} Setup Time	t_{VPS}		2	-	-	μs
V_{CC} Setup Time	t_{VC}		2	-	-	μs
PGM Pulse Width During Initial Programming	t_{PW}		0.95	1.0	1.05	ms
$\overline{\text{CE}}$ Pulse Width During Overprogramming	t_{OPW}		2.85	-	78.75	ms
$\overline{\text{CE}}$ Setup Time	t_{CES}		2	-	-	μs
Data Valid from $\overline{\text{OE}}$	t_{OE}		0	-	150	ns


Notes: t_{OPW} is defined as mentioned in flow chart.

t_{DFP} defines the time at which the output achieves the open circuit condition and data is no longer driven.

■ SWITCHING CHARACTERISTICS

● TEST CONDITION

- Input pulse level: 0.45V to 2.4V
- Input rise and fall time: $\leq 20\text{ns}$
- Reference level for measuring timing: 0.8V and 2V



■ ERASE

Erasure of HN27C256G is performed by exposure to ultraviolet light of 2737 Å and all the output data are changed to "1" after this erasure procedure. The minimum integrated dose (i.e. UV intensity x exposure time) for erasure is 15W. sec/cm².


HN58064P-25, HN58064P-30

8192-word x 8-bit Electrically Erasable and Programmable ROM.

■ FEATURES

- Single 5V Supply
- Address, Data, \overline{CE} , \overline{OE} Latches
- Byte Erase / Byte Write Time. 10 ms typ.
- Chip Erase Time 20 ms typ.
- Fast Access Time. 250 ns max. / 300 ns max.
- Low Power Dissipation. 300 mW typ. (Active)
. 125 mW typ. (Standby)
- Comforms to JEDEC Byte-Wide Standard
- Reliable N-channel MNOS Technology
- 10000 Erase/Write Cycles


■ BLOCK DIAGRAM




■ MODE SELECTION

MODE	PINS			
	\overline{CE} (20)	\overline{OE} (22)	\overline{WE} (27)	I/O (11~13, 15~19)
Read	V_{IL}	V_{IL}	V_{IH}	Dout
Standby	V_{IH}	X	X	High Z
Byte Erase	V_{IL}	V_{IH}	V_{IL}	Din = V_{IH}
Byte Write	V_{IL}	V_{IH}	V_{IL}	Din
Chip Erase	V_{IL}	V_{IL}	V_{IL}	Din = V_{IH}
Deselect	V_{IL}	V_{IH}	V_{IH}	High Z

X: V_{IH} or V_{IL}



■ PIN ARRANGEMENT



(Top View)

A0 ~ A12	Address Input
I/O0 ~ I/O7	Data in / Data out
\overline{OE}	Output Enable
\overline{CE}	Chip Enable
\overline{WE}	Write Enable
V_{cc}	Power (+5V)
V_{ss}	GND
NC	No connect

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage*	V_{CC}	-0.6 to +7.0	V
Input Voltage*	V_{in}	-0.6 to +7.0	V
Operating Temperature Range	T_{opr}	0 to +70	°C
Storage Temperature Range	T_{stg}	-55 to +125	°C

 * With Respect to V_{SS}
■ RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Input Voltage	V_{IL}	-0.1	-	0.8	V
	V_{IH}	2.0	-	$V_{CC} + 1$	V
Operating Temperature	T_{opr}	0	-	70	°C

■ DC AND OPERATING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I_{LI}	$V_{CC} = 5.5\text{V}$, $V_{in} = 5.5\text{V}$	-	-	10	μA
Output Leakage Current	I_{LO}	$V_{CC} = 5.5\text{V}$, $V_{out} = 5.5/0.4\text{V}$	-	-	10	μA
V_{CC} Current (Standby)	I_{CC1}	$\overline{\text{CE}} = V_{IH}$	-	25	40	mA
V_{CC} Current (Active)	I_{CC2}	$\overline{\text{CE}} = V_{IL}$	-	60	100	mA
Input Low Voltage	V_{IL}		-0.1	-	0.8	V
Input High Voltage	V_{IH}		2.0	-	$V_{CC} + 1$	V
Output Low Voltage	V_{OL}	$I_{OL} = 2.1\text{ mA}$	-	-	0.4	V
Output High Voltage	V_{OH}	$I_{OH} = -400\ \mu\text{A}$	2.4	-	-	V

■ CAPACITANCE ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}	$V_{in} = 0\text{V}$	-	-	6	pF
Output Capacitance	C_{out}	$V_{out} = 0\text{V}$	-	-	12	pF

■ AC TEST CONDITIONS


Input Pulse Levels: 0.4V to 2.4V
 Input Rise and Fall Time: $\leq 20\text{ns}$
 Output Load: 1TTL Gate + 100pF
 Reference Level for Measuring Timing: 0.8V and 2.0V

■ AC CHARACTERISTICS ($T_a = 0 \sim +70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

● READ OPERATION

Parameter	Symbol	Test Condition	HN58064P-25		HN58064P-30		Unit
			min.	max.	min.	max.	
Address to Output Delay	t_{ACC}	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	-	250	-	300	ns
\overline{CE} to Output Delay	t_{CE}	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$	-	250	-	300	ns
\overline{OE} to Output Delay	t_{OE}	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$	-	100	-	150	ns
Address to Output Hold	t_{OH}	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	0	-	0	-	ns
\overline{OE} High to Output Float	t_{DF}	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$	0	90	0	130	ns


● WAVE FORM READ CYCLE



● BYTE ERASE AND BYTE WRITE OPERATION

Parameter	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	t_{AS}		0	—	—	ns
Address Hold Time	t_{AH}		100	—	—	ns
CE Setup Time	t_{CES}		0	—	—	ns
CE Hold Time	t_{CEH}		100	—	—	ns
OE Setup Time	t_{OES}		0	—	—	ns
OE Hold Time	t_{OEH}		100	—	—	ns
WE Pulse Width	t_{WEP1}		8	10	15	ms
WE High Time	t_{WEH}		1000	—	—	ns
Data Setup Time	t_{DS}		0	—	—	ns
Data Hold Time	t_{DH}		100	—	—	ns

● WAVE FORM ERASE AND WRITE CYCLE




Note 1) \overline{CE} or \overline{OE} should be "1" and in Standby Mode or Deselect Mode before Write/Erase operation.

Note 2) I/O_0 to I/O_7 must be "1" in Byte Erase.

● CHIP ERASE OPERATION I

Parameter	Symbol	Test Condition	min	typ	max	Unit
\overline{CE} Setup Time	t_{CES}		0	—	—	ns
\overline{CE} Hold Time	t_{CEH}		100	—	—	ns
\overline{OE} Setup Time	t_{OES}		0	—	50	ns
\overline{OE} Hold Time	t_{OEH}		100	—	—	ns
\overline{WE} Pulse Width	t_{WEP2}		15	20	25	ms
\overline{WE} High Time	t_{WEH}		1000	—	—	ns
Data Setup Time	t_{DS}		0	—	—	ns
Data Hold Time	t_{DH}		100	—	—	ns

● WAVE FORM CHIP ERASE I




- Note 3) \overline{OE} or \overline{OE} should be "1" and in Standby Mode or Deselect Mode before Chip Erase operation.
- Note 4) I/O_0 to I/O_7 must be "1" in Chip Erase operation.
- Note 5) Don't Care about Address.

● CHIP ERASE OPERATION II

Parameter	Symbol	Test Condition	min	typ	max	Unit
CE Hold Time	t_{CEH}		100	—	—	ns
OE Setup Time	t_{OES}		0	—	—	ns
OE Hold Time	t_{OEH}		100	—	—	ns
WE Setup Time	t_{WS}		0	—	—	ns
WE Pulse Width	t_{WH}		15	20	25	ms
WE High Time	t_{WEH}		1000	—	—	ns
Data Setup Time	t_{DS}		0	—	—	ns
Data Hold Time	t_{DH}		100	—	—	ns

● WAVE FORM CHIP ERASE II



Note 4) I/O 1 ~ 7 must be "1" in Chip Erase Operation.

Note 5) Don't Care about Address.

BIPOLAR RAM

HM10414, HM10414-1


256-word × 1-bit Fully Decoded Random Access Memory

The HM10414 is ECL 10K compatible, 256-word x 1-bit, read write, random access memory developed for high speed systems such as scratch pad and control/buffer storages.

The fabrication process uses the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10414 is encapsulated in cerdip-16pin package, compatible with Fairchild's F10414.

- Fully compatible with 10K ECL level
- Address access time: HM10414: 10ns (max.)
HM10414-1: 8ns (max.)
- Write pulse width: 6ns (min.)
- Three chip select pins
- Output obtainable by wired-OR (open emitter)




TRUTH TABLE

Input			Output	Mode
CS	WE	Din		
any one H	×	×	L	Not Selected
all L	L	L	L	Write "0"
all L	L	H	L	Write "1"
all L	H	×	Dout*	Read


× : Don't care

* : Read out non-inverted

BLOCK DIAGRAM



PIN ARRANGEMENT



(Top View)

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	V_{in}	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{stg}	-65 to +150	°C
Storage Temperature	$T_{stg}(Bias)^*$	-55 to +125	°C

* Under Bias

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ($V_{EE} = -5.2V$, $R_L = 50\Omega$ to $-2.0V$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec)

Item	Symbol	Test Condition	min (B)	typ	max (A)	Unit						
Output Voltage	V_{OH}	$V_{IN} = V_{IHA}$ or V_{ILB}	0°C	-1000	-	-840	mV					
			+25°C	-960	-	-810						
			+75°C	-900	-	-720						
	V_{OL}		0°C	-1870	-	-1665						
			+25°C	-1850	-	-1650						
			+75°C	-1830	-	-1625						
Output Threshold Voltage	V_{OHT}	$V_{IN} = V_{IHB}$ or V_{ILA}	0°C	-1020	-	-	mV					
			+25°C	-980	-	-						
			+75°C	-920	-	-						
	V_{OLT}		0°C	-	-	-1645						
			+25°C	-	-	-1630						
			+75°C	-	-	-1605						
Input Voltage	V_{IH}	Guaranteed Input Voltage High for All Inputs	0°C	-1145	-	-840	mV					
			+25°C	-1105	-	-810						
			+75°C	-1045	-	-720						
	V_{IL}		Guaranteed Input Voltage Low for All Inputs	0°C	-1870	-		-1490				
				+25°C	-1850	-		-1475				
				+75°C	-1830	-		-1450				
Input Current	I_{IH}	$V_{IN} = V_{IHA}$		0 to +75°C	-	-	220	μA				
									CS			
	I_{IL}									Other	$V_{IN} = V_{ILB}$	0 to +75°C
Supply Current		I_{EF}	All Input and Output Open, Test Pin 8	+75°C	-	-130	-	mA				
	0°C			-180	-140	-						

● AC CHARACTERISTICS

($V_{EE} = -5.2V \pm 5\%$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec, see test circuit and waveforms)

1. READ MODE

Item	Symbol	Test Condition	HM10414			HM10414-1			Unit
			min	typ	max	min	typ	max	
Chip Select Access Time	t_{ACK}		-	3	6	-	3	6	ns
Chip Select Recovery Time	t_{RCS}		-	3	6	-	3	6	ns
Address Access Time	t_{AA}		-	7	10	-	6	8	ns

2. WRITE MODE

Item	Symbol	Test Condition	HM10414			HM10414-1			Unit
			min	typ	max	min	typ	max	
Write Pulse Width	t_W	$t_{WSA} = 2ns$	6	4	-	6	4	-	ns
Data Setup Time	t_{WSD}		1	0	-	1	0	-	ns
Data Hold Time	t_{WHD}		1	0	-	1	0	-	ns
Address Setup Time	t_{WSA}	$t_W = 6ns$	2	0	-	2	0	-	ns
Address Hold Time	t_{WHA}		2	0	-	2	0	-	ns
Chip Select Setup Time	t_{WCS}		1	0	-	1	0	-	ns
Chip Select Hold Time	t_{WHCS}		1	0	-	1	0	-	ns
Write Disable Time	t_{WS}		-	-	5	-	-	5	ns
Write Recovery Time	t_{WR}		-	-	12	-	-	10	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		-	1.5	2.5	ns
Output Fall Time	t_f		-	1.5	2.5	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}		-	3	5	pF
Output Capacitance	C_{out}		-	5	8	pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITIONS




2. INPUT PULSE




3. READ MODE




4. WRITE MODE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. SUPPLY VOLTAGE




**ADDRESS ACCESS TIME
vs. AMBIENT TEMPERATURE**




**ADDRESS ACCESS TIME
vs. SUPPLY VOLTAGE**




**CHIP SELECT ACCESS TIME
vs. AMBIENT TEMPERATURE**




**CHIP SELECT ACCESS TIME
vs. SUPPLY VOLTAGE**



**WRITE PULSE WIDTH
vs. AMBIENT TEMPERATURE**



**WRITE PULSE WIDTH
vs. SUPPLY VOLTAGE**



HM10422

256-word × 4-bit Fully Decoded Random Access Memory

The HM10422 is ECL 10K compatible, 256-word x 4-bit, read write, random access memory developed for high speed systems such as scratch pads and control buffer storages.

Four active Low Block Select lines are provided to select each block independently.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10422 is encapsulated in cerdip-24 pin package, compatible with Fairchild's F10422.

■ FEATURES

- 256-word x 4 bit organization.
- Fully compatible with 10K ECL level
- Address access time: 10ns (max)
- Write pulse width: 6ns (min)
- Power dissipation: 0.8mW/bit
- Output obtainable by wired-OR (open emitter)



■ TRUTH TABLE

Input			Output	Mode
BS	WE	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout*	Read

Notes) × : Irrelevant


* : Read out noninvert

■ BLOCK DIAGRAM



(DG-24A)

■ PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	V_{in}	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{stg}	-65 to +150	°C
Storage Temperature	T_{stg} (Bias)*	-55 to +125	°C

* Under Bias

■ ELECTRICAL CHARACTERISTICS

($V_{EE} = -5.2V$, $R_L = 50\Omega$ to $-2.0V$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec)

● DC CHARACTERISTICS

Item	Symbol	Test Condition	min(B)	typ	max(A)	Unit		
Output Voltage	V_{OH}	$V_{IN} = V_{IHA}$ or V_{ILB}	0°C	-1000	-	-840	mV	
			+25°C	-960	-	-810		
			+75°C	-900	-	-720		
	V_{OL}		0°C	-1870	-	-1665		
			+25°C	-1850	-	-1650		
			+75°C	-1830	-	-1625		
Output Threshold Voltage	V_{OHC}	$V_{IN} = V_{IHB}$ or V_{ILA}	0°C	-1020	-	-	mV	
			+25°C	-980	-	-		
			+75°C	-920	-	-		
	V_{OLC}		0°C	-	-	-1645		
			+25°C	-	-	-1630		
			+75°C	-	-	-1605		
Input Voltage	V_{IH}	Guaranteed Input Voltage High for All Inputs	0°C	-1145	-	-840	mV	
			+25°C	-1105	-	-810		
			+75°C	-1045	-	-720		
	V_{IL}		0°C	-1870	-	-1490		
			+25°C	-1850	-	-1475		
			+75°C	-1830	-	-1450		
Input Current	I_{IH}	$V_{IN} = V_{IHA}$	0 to +75°C	-	-	220	μA	
	I_{IL}	\overline{BS}	$V_{IN} = V_{ILB}$	0 to +75°C	0.5	-		170
		Other		0 to +75°C	-50	-		-
Supply Current	I_{EE}	All Input and Output Open, Test Pin 12	$T_a = 0^\circ C$	-200	-160	-	mA	
			$T_a = 75^\circ C$	-	-145	-		

● AC CHARACTERISTICS

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Block Select Access Time	t_{ABS}		-	-	5	ns
Block Select Recovery Time	t_{RBS}		-	-	5	ns
Address Access Time	t_{AA}		-	7	10	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t_w	$t_{WSA} = 2ns$	6	4.5	-	ns
Data Setup Time	t_{WSD}		2	0	-	ns
Data Hold Time	t_{WHD}		2	0	-	ns
Address Setup Time	t_{WSA}	$t_w = 6ns$	2	0	-	ns
Address Hold Time	t_{WHA}		2	0	-	ns
Block Select Setup Time	t_{WSBS}		2	0	-	ns
Block Select Hold Time	t_{WHBS}		2	0	-	ns
Write Disable Time	t_{WS}		-	4	5	ns
Write Recovery Time	t_{WR}		-	4.5	12	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		—	2	—	ns
Output Fall Time	t_f		—	2	—	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}		—	4	—	pF
Output Capacitance	C_{out}		—	7	—	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE




3. READ MODE




4. WRITE MODE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. SUPPLY VOLTAGE




ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE




ADDRESS ACCESS TIME vs. SUPPLY VOLTAGE




BLOCK SELECT ACCESS TIME vs. AMBIENT TEMPERATURE




BLOCK SELECT ACCESS TIME vs. SUPPLY VOLTAGE



**WRITE PULSE WIDTH vs.
AMBIENT TEMPERATURE**



**WRITE PULSE WIDTH vs.
SUPPLY VOLTAGE**



HM10422-7

256-word × 4-bit Fully Decoded Random Access Memory

The HM10422 is ECL 10K compatible, 256-word x 4-bit, read write, random access memory developed for high speed systems such as scratch pads and control buffer storages.

Four active Low Block Select lines are provided to select each block independently.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10422 is encapsulated in cerdip-24 pin package, compatible with Fairchild's F10422.

■ FEATURES

- 256-word x 4 bit organization
- Fully compatible with 10K ECL level
- Address access time: 7ns (max)
- Write pulse width: 4ns (min)
- Power dissipation: 1.0 mW/bit
- Output obtainable by wired-OR (open emitter)



■ TRUTH TABLE

Input			Output	Mode
BS	WE	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout*	Read

Notes) × : Irrelevant


* : Read out noninvert

■ BLOCK DIAGRAM



(DG-24A)

■ PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	V_{in}	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{stg}	-65 to +150	°C
Storage Temperature	T_{stg} (Bias)*	-55 to +125	°C

* Under Bias

■ ELECTRICAL CHARACTERISTICS

($V_{EE} = -5.2V$, $R_L = 50\Omega$ to $-2.0V$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec)

● DC CHARACTERISTICS

Item	Symbol	Test Condition	min(B)	typ	max(A)	Unit		
Output Voltage	V_{OH}	$V_{IN} = V_{IHA}$ or V_{ILB}	0°C	-1000	—	-840	mV	
			+25°C	-960	—	-810		
			+75°C	-900	—	-720		
	V_{OL}		0°C	-1870	—	-1665		
			+25°C	-1850	—	-1650		
			+75°C	-1830	—	-1625		
Output Threshold Voltage	V_{OHC}	$V_{IN} = V_{IHB}$ or V_{ILA}	0°C	-1020	—	—	mV	
			+25°C	-980	—	—		
			+75°C	-920	—	—		
	V_{OLC}		0°C	—	—	-1645		
			+25°C	—	—	-1630		
			+75°C	—	—	-1605		
Input Voltage	V_{IH}	Guaranteed Input Voltage High for All Inputs	0°C	-1145	—	-840	mV	
			+25°C	-1105	—	-810		
			+75°C	-1045	—	-720		
	V_{IL}		0°C	-1870	—	-1490		
			+25°C	-1850	—	-1475		
			+75°C	-1830	—	-1450		
Input Current	I_{IH}	$V_{IN} = V_{IHA}$	0 to +75°C	—	—	220	μA	
	I_{IL}	\overline{BS}	$V_{IN} = V_{ILB}$	0 to +75°C	0.5	—		170
		Other		—	—	—		
Supply Current	I_{EE}	All Input and Output Open, Test Pin 12	$T_a = 0^\circ C$	-240	-200	—	mA	
			$T_a = 75^\circ C$	—	-180	—		

● AC CHARACTERISTICS

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Block Select Access Time	t_{ABS}		—	—	5	ns
Block Select Recovery Time	t_{RBS}		—	—	5	ns
Address Access Time	t_{AA}		—	4	7	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t_W	$t_{WSA} = 2ns$	4	3	—	ns
Data Setup Time	t_{WSD}		1	—	—	ns
Data Hold Time	t_{WHD}		1	—	—	ns
Address Setup Time	t_{WSA}		$t_W = 4ns$	2	—	—
Address Hold Time	t_{WHA}		1	—	—	ns
Block Select Setup Time	t_{WSBS}		1	—	—	ns
Block Select Hold Time	t_{WHBS}		1	—	—	ns
Write Disable Time	t_{WS}		—	3	5	ns
Write Recovery Time	t_{WR}		—	3	8	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		—	2	—	ns
Output Fall Time	t_f		—	2	—	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}		—	3	—	pF
Output Capacitance	C_{out}		—	5	—	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE



3. READ MODE



4. WRITE MODE




HM2110, HM2110-1

1024-word × 1-bit Fully Decoded Random Access Memory

The HM2110 Series item is an ECL compatible, 1024-word × 1-bit, read/write, random access memory developed for application to scratch pads, control and buffer memories, etc. which require high speeds.

- It is compatible with 10K ECL logic.
- Chip select access time10ns (max.)
- Address access time HM2110: 35ns (max.)
HM2110-1: 25ns (max.)
- Power consumption 0.5mW/bit (typ)
- Output obtainable by Wired-OR (open emitter).




TRUTH TABLE

Input			Output	Mode
CS	WE	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout*	Read


× : irrelevant

* : Read out noninverted

BLOCK DIAGRAM



PIN ARRANGEMENT



Top View

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	HM2110 Series	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	V_{in}	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{stg}	-65 to +150	°C
Storage Temperature	$T_{stg}(Bias)^*$	-55 to +125	°C

* Under Bias

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ($V_{EE} = -5.2V$, $R_L = 50\Omega$ to $-2.0V$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec)

Item	Symbol	Test Condition	min(B)	typ	max(A)	Unit		
Output Voltage	V_{OH}	$V_{IN} = V_{IHA}$ or V_{ILB}	0°C	-1000	—	-840	mV	
			+25°C	-960	—	-810		
			+75°C	-900	—	-720		
	V_{OL}		0°C	-1870	—	-1665		
			+25°C	-1850	—	-1650		
			+75°C	-1830	—	-1625		
Output Threshold Voltage	V_{OHC}	$V_{IN} = V_{IHB}$ or V_{ILA}	0°C	-1020	—	—	mV	
			+25°C	-980	—	—		
			+75°C	-920	—	—		
	V_{OLC}		0°C	—	—	-1645		
			+25°C	—	—	-1630		
			+75°C	—	—	-1605		
Input Voltage	V_{IH}	Guaranteed Input Voltage High for All Inputs	0°C	-1145	—	-840	mV	
			+25°C	-1105	—	-810		
			+75°C	-1045	—	-720		
	V_{IL}		0°C	-1870	—	-1490		
			+25°C	-1850	—	-1475		
			+75°C	-1830	—	-1450		
Input Current	I_{IH}	$V_{IN} = V_{IHA}$	0 to +75°C	—	—	220	μA	
				I_{IL}	CS	$V_{IN} = V_{ILB}$		0 to +75°C
	Other	—	—					—
		I_{EE}	All Input and Output Open, Test Pin 8	0 ≤ T_a < 25°C	-150	-100		—
T_a ≥ 25°C	-125				-90	—		

● AC CHARACTERISTICS

($V_{EE} = -5.2V \pm 5\%$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec, see test circuit and waveforms)

1. READ MODE

Item	Symbol	Test Condition	HM2110			HM2110-1			Unit
			min	typ	max	min	typ	max	
Chip Select Access Time	t_{ACS}		—	7	10	—	7	10	ns
Chip Select Recovery Time	t_{RCS}		—	7	10	—	7	10	ns
Address Access Time	t_{AA}		—	20	35	—	15	25	ns

2. WRITE MODE

Item	Symbol	Test Condition	HM2110			HM2110-1			Unit
			min	typ	max	min	typ	max	
Write Pulse Width	t_w	$t_{WSA} = 8ns$	25	—	—	25	—	—	ns
Data Setup Time	t_{WSD}		5	—	—	5	—	—	ns
Data Hold Time	t_{WHD}		5	—	—	5	—	—	ns
Address Setup Time	t_{WSA}	$t_w = 25ns$	8	—	—	8	—	—	ns
Address Hold Time	t_{WHA}		2	—	—	2	—	—	ns
Chip Select Setup Time	t_{WSDS}		5	—	—	5	—	—	ns
Chip Select Hold Time	t_{WHCS}		5	—	—	5	—	—	ns
Write Disable Time	t_{WSD}		—	—	10	—	—	10	ns
Write Recovery Time	t_{WR}		—	—	37	—	—	37	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		—	5	—	ns
Output Fall Time	t_f		—	5	—	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}		—	4	5	pF
Output Capacitance	C_{out}		—	7	8	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE




3. READ MODE




4. WRITE MODE




**SUPPLY CURRENT vs.
AMBIENT TEMPERATURE**



**SUPPLY CURRENT vs.
SUPPLY VOLTAGE**



**ADDRESS ACCESS TIME vs.
AMBIENT TEMPERATURE**



HM2112, HM2112-1

1024-word × 1-bit Fully Decoded Random Access Memory

The HM2112 is an ECL compatible, 1024-word x 1-bit, read/write, random access memory developed for application to scratch pads, control and buffer memories, etc. which require high speeds.

FEATURES

- Level 10k ECL Compatible
- Construction 1024-word by 1-bit
- Address Access Time HM2112 10ns (max.)
HM2112-1 8ns (max.)
- Chip Select Access Time 5ns (max.)
- Power Consumption 0.8mW/bit (typ)
- Output Obtainable by Wired-OR (open emitter)
- Fully Pin Compatible with F10415


TRUTH TABLE

Input			Output	Mode
CS	WE	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout*	Read

× : Irrelevant

* : Read out noninverted


BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Item	Symbol	HM2112	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	V_{in}	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{sig}	-65 to +150	°C
Storage Temperature	$T_{sig}(\text{Bias})^*$	-55 to +125	°C

* Under Bias



PIN ARRANGEMENT



ELECTRICAL CHARACTERISTICS

($V_{EE} = -5.2V$, $R_L = 50\Omega$ to $-2.0V$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec)

DC CHARACTERISTICS

Item	Symbol	Test Condition	min(B)	typ	max(A)	Unit		
Output Voltage	V_{OH}	$V_{IN} = V_{IHA}$ or V_{ILB}	0°C	-1000	—	-840	mV	
			+25°C	-960	—	-810		
			+75°C	-900	—	-720		
	V_{OL}		0°C	-1870	—	-1665		
			+25°C	-1850	—	-1650		
			+75°C	-1830	—	-1625		
Output Threshold Voltage	V_{OHC}	$V_{IN} = V_{IHB}$ or V_{ILA}	0°C	-1020	—	—	mV	
			+25°C	-980	—	—		
			+75°C	-920	—	—		
	V_{OLC}		0°C	—	—	-1645		
			+25°C	—	—	-1630		
			+75°C	—	—	-1605		
Input Voltage	V_{IH}	Guaranteed Input Voltage High for All Inputs	0°C	-1145	—	-840	mV	
			+25°C	-1105	—	-810		
			+75°C	-1045	—	-720		
	V_{IL}	Guaranteed Input Voltage Low for All Inputs	0°C	-1870	—	-1490		
			+25°C	-1850	—	-1475		
			+75°C	-1830	—	-1450		
Input Current	I_{IL}	$V_{IN} = V_{IHA}$	0 to +75°C	—	—	220	μA	
	I_{IL}	\overline{CS}	$V_{IN} = V_{ILB}$	0 to +75°C	0.5	—		170
		Other		—	—	—		
Supply Current	I_{EE}	All Input and Output Open, Test Pin 8	$T_a = 0^\circ C$	-240	—	—	mA	
			$T_a = 75^\circ C$	-200	—	—		

AC CHARACTERISTICS

($V_{EE} = -5.2V \pm 5\%$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec, see test circuit and waveforms)

1. READ MODE

Item	Symbol	Test Condition	HM2112-1			HM2112			Unit
			min	typ	max	min	typ	max	
Chip Select Access Time	t_{ACS}		1	3	6	1	3	6	ns
Chip Select Recovery Time	t_{RCS}		1	3	5	1	3	5	ns
Address Access Time	t_{AA}		3	6.5	8	3	7.5	10	ns

2. WRITE MODE

Item	Symbol	Test Condition	HM2112-1			HM2112			Unit
			min	typ	max	min	typ	max	
Write Pulse Width	t_w	$t_{WSA} = 3ns$	7	2	—	7	2	—	ns
Data Setup Time	t_{WSD}		1	0	—	1	0	—	ns
Data Hold Time	t_{WHD}		1	0	—	1	0	—	ns
Address Setup Time	t_{WSA}	$t_w = 7ns$	3	0	—	3	0	—	ns
Address Hold Time	t_{WHA}		2	0	—	2	0	—	ns
Chip Select Setup Time	t_{WCS}		1	0	—	1	0	—	ns
Chip Select Hold Time	t_{WHCS}		1	0	—	1	0	—	ns
Write Disable Time	t_{WS}		1	3	5	1	3	5	ns
Write Recovery Time	t_{WR}		1	3	10	1	3	12	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		0.8	1.5	2.5	ns
Output Fall Time	t_f		0.8	1.5	2.5	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}		1	3	5	pF
Output Capacitance	C_{out}		3	5	8	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE




3. READ MODE




4. WRITE MODE




**SUPPLY CURRENT
vs. AMBIENT TEMPERATURE**




**SUPPLY CURRENT
vs. SUPPLY VOLTAGE**




**ADDRESS ACCESS TIME
vs. AMBIENT TEMPERATURE**




**ADDRESS ACCESS TIME
vs. SUPPLY VOLTAGE**




**CHIP SELECT ACCESS TIME
vs. AMBIENT TEMPERATURE**




**CHIP SELECT ACCESS TIME
vs. SUPPLY VOLTAGE**



WRITE PULSE WIDTH
vs. AMBIENT TEMPERATURE



WRITE PULSE WIDTH
vs. SUPPLY VOLTAGE



HM10474

1024-word × 4-bit Fully Decoded Random Access Memory


The HM10474 is ECL 10k compatible, 1024-words x 4-bit, read write, random access memory developed for high speed systems such as scratch pads and control/buffer storages.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10474 is encapsulated in cerdip-24pin package, compatible with Fairchild's F10474.


FEATURES

- 1024-word x 4-bit organization
- Fully compatible with 10K ECL level
- Address access time: 25ns (max)
- Write pulse width: 25ns(min)
- Low power dissipation: 0.2mW/bit
- Output obtainable by wired-OR (open emitter)



(DG-24A)

PIN ARRANGEMENT




(Top View)

TRUTH TABLE

Input			Output	Mode
CS	WE	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout*	Read

Notes) × : Irrelevant
* : Read Out Noninvert

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)

Item	Symbol	Rating	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	V_{in}	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{stg}	-65 to +150	$^\circ\text{C}$
Storage Temperature	T_{stg} (Bias)*	-55 to +125	$^\circ\text{C}$

* Under Bias

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ($V_{EE} = -5.2V$, $R_L = 50\Omega$ to $-2.0V$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec)

Item	Symbol	Test Condition	min (B)	typ	max (A)	Unit		
Output Voltage	V_{OH}	$V_{IN} = V_{IH\bar{A}}$ or $V_{IL\bar{B}}$	0°C	-1000	—	-840	mV	
			+25°C	-960	—	-810		
			+75°C	-900	—	-720		
	V_{OL}		0°C	-1870	—	-1665		
			+25°C	-1850	—	-1650		
			+75°C	-1830	—	-1625		
Output Threshold Voltage	V_{OHC}	$V_{IN} = V_{IH\bar{B}}$ or $V_{IL\bar{A}}$	0°C	-1020	—	—	mV	
			+25°C	-980	—	—		
			+75°C	-920	—	—		
	V_{OLC}		0°C	—	—	-1645		
			+25°C	—	—	-1630		
			+75°C	—	—	-1605		
Input Voltage	V_{IH}	Guaranteed Input Voltage High for All Inputs	0°C	-1145	—	-840	mV	
			+25°C	-1105	—	-810		
			+75°C	-1045	—	-720		
	V_{IL}		0°C	-1870	—	-1490		
			+25°C	-1850	—	-1475		
			+75°C	-1830	—	-1450		
Input Current	I_{IH}	$V_{IN} = V_{IH\bar{A}}$	0 to +75°C	—	—	220	μA	
	I_{IL}	\overline{CS}	$V_{IN} = V_{IL\bar{B}}$	0 to +75°C	0.5	—		170
		Others		—	—	—		—
Supply Current	I_{EE}	All Input and Output Open, Test Pin 12	$T_a = 0^\circ C$	-200	-160	—	mA	
			$T_a = 75^\circ C$	—	-145	—		

● AC CHARACTERISTICS ($V_{EE} = -5.2V \pm 5\%$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Chip Select Access Time	t_{ACS}		—	—	10	ns
Chip Select Recovery Time	t_{RCS}		—	—	10	ns
Address Access Time	t_{AA}		—	15	25	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t_W	$t_{WSA} = 3ns$	25	15	—	ns
Data Setup Time	t_{WSD}		2	—	—	ns
Data Hold Time	t_{WHD}		2	—	—	ns
Address Setup Time	t_{WSA}	$t_W = t_{Wmin}$	3	—	—	ns
Address Hold Time	t_{WHA}		2	—	—	ns
Chip Select Setup Time	t_{WSCS}		2	—	—	ns
Chip Select Hold Time	t_{WHCS}		2	—	—	ns
Write Disable Time	t_{WS}		—	—	10	ns
Write Recovery Time	t_{WR}		—	—	27	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		—	2	—	ns
Output Fall Time	t_f		—	2	—	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}		—	4	—	pF
Output Capacitance	C_{out}		—	7	—	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE




3. READ MODE




4. WRITE MODE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. SUPPLY VOLTAGE




ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE




ADDRESS ACCESS TIME vs. SUPPLY VOLTAGE




CHIP SELECT ACCESS TIME vs. AMBIENT TEMPERATURE




CHIP SELECT ACCESS TIME vs. SUPPLY VOLTAGE



WRITE PULSE WIDTH vs. AMBIENT TEMPERATURE



WRITE PULSE WIDTH vs. SUPPLY VOLTAGE



HM10474-8, HM10474-10 — Preliminary

1024-word × 4-bit Fully Decoded Random Access Memory

The HM10474 is ECL 10K compatible, 1024-words × 4-bit, read write, random access memory developed for high speed systems such as scratch pads and control/buffer storages.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10474 is encapsulated in cerdip-24pin package, compatible with Fairchild's F10474.

■ FEATURES



- 1024-word × 4-bit organization
- Fully compatible with 10K ECL level
- Address access time: HM10474-8 8ns (max)
HM10474-10 10ns (max)
- Write pulse width: HM10474-8 5ns (min)
HM10474-10 5ns (min)
- Low power dissipation: 0.3mW/bit
- Output obtainable by wired-OR (open emitter)

■ TRUTH TABLE

Input			Output	Mode
\overline{CS}	\overline{WE}	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout*	Read


Notes) × : Irrelevant
* : Read Out Noninvert

■ BLOCK DIAGRAM



(DG-24A)

■ PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)

Item	Symbol	Rating	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	V_{in}	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{stg}	-65 to +150	$^\circ\text{C}$
Storage Temperature	$T_{stg}(\text{Bias})^*$	-55 to +125	$^\circ\text{C}$

* Under Bias

Note)

The specifications of this device are subject to change without notice. Please contact your nearest Hitachi Sales Dept, regarding specifications.

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ($V_{EE} = -5.2V$, $R_L = 50\Omega$ to $-2.0V$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec)

Item	Symbol	Test Condition	min (B)			typ	max (A)		Unit
			0°C	+25°C	+75°C		0°C	+25°C	
Output Voltage	V_{OH}	$V_{IN} = V_{IH\ A}$ or $V_{IL\ B}$	0°C	-1000	—	—	-840	mV	
			+25°C	-960	—	—	-810		
			+75°C	-900	—	—	-720		
	V_{OL}		0°C	-1870	—	—	-1665		
			+25°C	-1850	—	—	-1650		
			+75°C	-1830	—	—	-1625		
Output Threshold Voltage	V_{OHC}	$V_{IN} = V_{IH\ B}$ or $V_{IL\ A}$	0°C	-1020	—	—	—	mV	
			+25°C	-980	—	—	—		
			+75°C	-920	—	—	—		
	V_{OLC}		0°C	—	—	—	-1645		
			+25°C	—	—	—	-1630		
			+75°C	—	—	—	-1605		
Input Voltage	V_{IH}	Guaranteed Input Voltage High for All Inputs	0°C	-1145	—	—	-840	mV	
			+25°C	-1105	—	—	-810		
			+75°C	-1045	—	—	-720		
	V_{IL}		0°C	-1870	—	—	-1490		
			+25°C	-1850	—	—	-1475		
			+75°C	-1830	—	—	-1450		
Input Current	I_{IH}	$V_{IN} = V_{IH\ A}$	0 to +75°C	—	—	—	220	μA	
				I_{IL}	CS	$V_{IN} = V_{IL\ B}$	0 to +75°C		0.5
	Others	—	—				—		—
		Supply Current	I_{EE}	All Input and Output Open, Test Pin 12	$T_a = 0^\circ C$	-240	-220		—
$T_a = 75^\circ C$	—				-205	—			

● AC CHARACTERISTICS ($V_{EE} = -5.2V \pm 5\%$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec)

1. READ MODE

Item	Symbol	Test Condition	HM10474-8			HM10474-10			Unit
			min	typ	max	min	typ	max	
Chip Select Access Time	t_{ACS}		—	—	6	—	—	6	ns
Chip Select Recovery Time	t_{RCS}		—	—	6	—	—	6	ns
Address Access Time	t_{AA}		—	—	8	—	—	10	ns

2. WRITE MODE

Item	Symbol	Test Condition	HM10474-8			HM10474-10			Unit
			min	typ	max	min	typ	max	
Write Pulse Width	t_W	$t_{WSA} = 2ns$	5	—	—	5	—	—	ns
Data Setup Time	t_{WSD}		1	—	—	2	—	—	ns
Data Hold Time	t_{WHD}		1	—	—	2	—	—	ns
Address Setup Time	t_{WSA}	$t_W = t_{W\ min}$	2	—	—	2	—	—	ns
Address Hold Time	t_{WHA}		1	—	—	2	—	—	ns
Chip Select Setup Time	t_{WSCS}		1	—	—	2	—	—	ns
Chip Select Hold Time	t_{WPCS}		1	—	—	2	—	—	ns
Write Disable Time	t_{WS}		—	—	6	—	—	6	ns
Write Recovery Time	t_{WR}		—	—	9	—	—	12	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		—	2	—	ns
Output Fall Time	t_f		—	2	—	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}		—	4	—	pF
Output Capacitance	C_{out}		—	7	—	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE



3. READ MODE



4. WRITE MODE



HM10470, HM10470-1

4096-word x 1-bit Fully Decoded Random Access Memory

The HM10470 is ECL 10K compatible, 4096-words x 1-bit, read write random access memory developed for high speed systems such as scratch pads and control/buffer storages.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10470 is encapsulated in cerdip-18 pin package, compatible with Fairchild's F10470.

FEATURES

- 4096-word x 1-bit organization
- Fully compatible with 10K ECL level
- Address access time:

HM10470	25ns (max)
HM10470-1	15ns (max)
- Write pulse width:


HM10470	25ns (min)
HM10470-1	15ns (min)
- Low power dissipation: 0.2mW/bit
- Output obtainable by wired-OR (open emitter)

TRUTH TABLE

Input			Output	Mode
\overline{CS}	WE	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout*	Read

Notes) × : Irrelevant
* : Read Out Noninvert


BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)

Item	Symbol	Rating	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	V_{in}	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{stg}	-65 to +150	$^\circ\text{C}$
Storage Temperature	$T_{stg}(\text{Bias})^*$	-55 to +125	$^\circ\text{C}$

* Under Bias



PIN ARRANGEMENT



ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ($V_{EE} = -5.2V$, $R_L = 50\Omega$ to $-2.0V$, $T_a = 0$ to $+75^\circ C$, air flow exceeding $2m/sec$)

Item	Symbol	Test Condition		min (B)	typ	max (A)	Unit	
Output Voltage	V_{OH}	$V_{IN} = V_{IHA}$ or V_{ILB}		$0^\circ C$	—	-840	mV	
				$+25^\circ C$	—	-810		
				$+75^\circ C$	—	-720		
	V_{OL}			$0^\circ C$	—	-1665		
				$+25^\circ C$	—	-1650		
				$+75^\circ C$	—	-1625		
Output Threshold Voltage	V_{OHC}	$V_{IN} = V_{IHB}$ or V_{ILA}		$0^\circ C$	—	—	mV	
				$+25^\circ C$	—	—		
				$+75^\circ C$	—	—		
	V_{OLC}			$0^\circ C$	—	-1645		
				$+25^\circ C$	—	-1630		
				$+75^\circ C$	—	-1605		
Input Voltage	V_{IH}	Guaranteed Input Voltage High for All Inputs		$0^\circ C$	—	-840	mV	
				$+25^\circ C$	—	-810		
				$+75^\circ C$	—	-720		
	V_{IL}	Guaranteed Input Voltage Low for All Inputs		$0^\circ C$	—	-1490		
				$+25^\circ C$	—	-1475		
				$+75^\circ C$	—	-1450		
Input Current	I_{IH}	$V_{IN} = V_{IHA}$	0 to $+75^\circ C$	—	—	220	μA	
	I_{IL}	CS	$V_{IN} = V_{ILB}$	0 to $+75^\circ C$	0.5	—		170
		Other			—	—		—
Supply Current	I_{EE}	All Input and Output Open, Test Pin 9		$T_a = 0^\circ C$	—	-200*	—	mA
					—	-280**	—	
				$T_a = 75^\circ C$	—	-145	—	

* HM10470

** HM10470-1

● AC CHARACTERISTICS ($V_{EE} = -5.2V \pm 5\%$, $T_a = 0$ to $+75^\circ C$, air flow exceeding $2m/sec$)

1. READ MODE

Item	Symbol	Test Condition	HM10470			HM10470-1			Unit
			min	typ	max	min	typ	max	
Chip Select Access Time	t_{ACS}		—	—	10	—	—	8	ns
Chip Select Recovery Time	t_{RCS}		—	—	10	—	—	8	ns
Address Access Time	t_{AA}		—	15	25	—	12	15	ns

2. WRITE MODE

Item	Symbol	Test Condition	HM10470			HM10470-1			Unit
			min	typ	max	min	typ	max	
Write Pulse Width	t_W	$t_{WSA} = 3ns$	25	—	—	15	—	—	ns
Data Setup Time	t_{WSD}		2	—	—	2	—	—	ns
Data Hold Time	t_{WHD}		2	—	—	2	—	—	ns
Address Setup Time	t_{WSA}	$t_W = t_{Wmin}$	3	—	—	3	—	—	ns
Address Hold Time	t_{WHA}		2	—	—	2	—	—	ns
Chip Select Setup Time	t_{WSCS}		2	—	—	2	—	—	ns
Chip Select Hold Time	t_{WHCS}		2	—	—	2	—	—	ns
Write Disable Time	t_{WS}		—	—	10	—	—	8	ns
Write Recovery Time	t_{WR}		—	—	27	—	—	17	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		—	2	—	ns
Output Fall Time	t_f		—	2	—	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}		—	3	—	pF
Output Capacitance	C_{out}		—	5	—	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE




3. READ MODE




4. WRITE MODE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. SUPPLY VOLTAGE




ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE




ADDRESS ACCESS TIME vs. SUPPLY VOLTAGE




CHIP SELECT ACCESS TIME vs. AMBIENT TEMPERATURE




CHIP SELECT ACCESS TIME vs. SUPPLY VOLTAGE



**WRITE PULSE WIDTH vs.
AMBIENT TEMPERATURE**



**WRITE PULSE WIDTH vs.
SUPPLY VOLTAGE**



HM10470-20

4096-word × 1-bit Fully Decoded Random Access Memory

The HM10470 is ECL 10K compatible, 4096-words x 1-bit, read/write, random access memory developed for high speed systems such as scratch pads and control/buffer storages.

The fabrication process uses the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10470 is encapsulated in cerdip-18 pin package, compatible with Fairchild's F10470.

FEATURES



- 4096-word x 1-bit organization
- Fully compatible with 10K ECL level
- Address access time: 20ns (max)
- Write pulse width: 20ns (min)
- Low power dissipation: 0.25 mW/bit
- Output obtainable by wired-OR (open emitter)

TRUTH TABLE


Input			Output	Mode
\overline{CS}	\overline{WE}	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout *	Read

Notes) × : Irrelevant
* : Read Out Noninvert

BLOCK DIAGRAM



PIN ARRANGEMENT



ABSOLUTE MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)

Item	Symbol	Rating	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	$V_{i,n}$	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{stg}	-65 to +150	$^\circ\text{C}$
Storage Temperature	$T_{stg}(\text{Bias})^*$	-55 to +125	$^\circ\text{C}$

* Under Bias

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ($V_{EE} = -5.2V$, $R_L = 50\Omega$ to $-2.0V$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec)

Item	Symbol	Test Condition		min (B)	typ	max (A)	Unit					
Output Voltage	V_{OH}	$V_{IN} = V_{IHA}$ or V_{ILB}		0°C	-1000	-	-840	mV				
				+25°C	-960	-	-810					
				+75°C	-900	-	-720					
	V_{OL}			0°C	-1870	-	-1665					
				+25°C	-1850	-	-1650					
				+75°C	-1830	-	-1625					
Output Threshold Voltage	V_{OHC}	$V_{IN} = V_{IHB}$ or V_{ILA}		0°C	-1020	-	-	mV				
				+25°C	-980	-	-					
				+75°C	-920	-	-					
	V_{OLC}			0°C	-	-	-1645					
				+25°C	-	-	-1630					
				+75°C	-	-	-1605					
Input Voltage	V_{IH}	Guaranteed Input Voltage High for All Inputs		0°C	-1145	-	-840	mV				
				+25°C	-1105	-	-810					
				+75°C	-1045	-	-720					
	V_{IL}			Guaranteed Input Voltage Low for All Inputs		0°C	-1870		-	-1490		
						+25°C	-1850		-	-1475		
						+75°C	-1830		-	-1450		
Input Current	I_{IH}	$V_{IN} = V_{IHA}$				0 to +75°C	-	-	220	μA		
						I_{IL}	CS	$V_{IN} = V_{ILB}$	0 to +75°C		0.5	-
	Other						0 to +75°C		-50		-	-
Supply Current	I_{EE}	All Input and Output Open, Test Pin 12		$T_a = 0^\circ C$	-260	-220	-	mA				
				$T_a = 75^\circ C$	-	-210	-					

● AC CHARACTERISTICS ($V_{EE} = -5.2V \pm 5\%$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Chip Select Access Time	t_{ACS}		-	-	8	ns
Chip Select Recovery Time	t_{RCS}		-	-	8	ns
Address Access Time	t_{AA}		-	-	20	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t_w	$t_{WSA} = 3ns$	20	-	-	ns
Data Setup Time	t_{WSD}		3	-	-	ns
Data Hold Time	t_{WHD}		2	-	-	ns
Address Setup Time	t_{WSA}		$t_w = 20ns$	3	-	-
Address Hold Time	t_{WHA}		2	-	-	ns
Chip Select Setup Time	t_{WSCS}		3	-	-	ns
Chip Select Hold Time	t_{WHCS}		2	-	-	ns
Write Disable Time	t_{WS}		-	-	8	ns
Write Recovery Time	t_{WR}		-	-	22	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		—	2	—	ns
Output Fall Time	t_f		—	2	—	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}		—	3	—	pF
Output Capacitance	C_{out}		—	5	—	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE



3. READ MODE



4. WRITE MODE



HM2142

4096-words × 1-bit Very High Speed Random Access Memory

The HM2142 is 4096-words × 1-bit very high speed read/write, random access memory developed for high speed systems such as pads and control/buffer storages.

The fabrication process uses the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM2142 is encapsulated in cerdip-20 pin package.

FEATURES



- 4096-words × 1 bit organization
- Very high speed address access time: 10ns (max)
- Write pulse width: 10ns (min)
- Power dissipation: 0.3 mW/bit
- Output obtainable by wired-OR

TRUTH TABLE


Input			Output	Mode
CS	WE	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout *	Read

Notes) × : Irrelevant
* : Read Out Noninvert

BLOCK DIAGRAM



PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)

Item	Symbol	Rating	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	V_{in}	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{stg}	-65 to +150	$^\circ\text{C}$
Storage Temperature	T_{stg} (Bias)*	-55 to +125	$^\circ\text{C}$

* Under Bias

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $R_L = 50\Omega$ to -2.0V , $T_a = 0$ to $+75^\circ\text{C}$, air flow exceeding 2m/sec)

Item	Symbol	Test Condition	min(B)	typ	max(A)	Unit		
Output Voltage	V_{OH}	$V_{IH} = V_{IHA}$ or V_{ILB}	0 $^\circ\text{C}$	-1000	-	-840	mV	
			+25 $^\circ\text{C}$	-980	-	-810		
			+75 $^\circ\text{C}$	-950	-	-720		
	V_{OL}		0 $^\circ\text{C}$	-1870	-	-1665		
			+25 $^\circ\text{C}$	-1850	-	-1650		
			+75 $^\circ\text{C}$	-1830	-	-1625		
Output Threshold Voltage	V_{OHC}	$V_{IH} = V_{IHB}$ or V_{ILA}	0 $^\circ\text{C}$	-1020	-	-	mV	
			+25 $^\circ\text{C}$	-980	-	-		
			+75 $^\circ\text{C}$	-920	-	-		
	V_{OLC}		0 $^\circ\text{C}$	-	-	-1645		
			+25 $^\circ\text{C}$	-	-	-1630		
			+75 $^\circ\text{C}$	-	-	-1605		
Input Voltage	V_{IH}	Guaranteed Input Voltage High for All Inputs	0 $^\circ\text{C}$	-1165	-	-880	mV	
			+25 $^\circ\text{C}$	-1165	-	-880		
			+75 $^\circ\text{C}$	-1165	-	-880		
	V_{IL}		0 $^\circ\text{C}$	-1810	-	-1560		
			+25 $^\circ\text{C}$	-1810	-	-1560		
			+75 $^\circ\text{C}$	-1810	-	-1560		
Input Current	I_{IH}	$V_{IN} = V_{IHA}$	0 to +75 $^\circ\text{C}$	-	-	220	μA	
	I_{IL}	CS	$V_{IN} = V_{ILB}$	0 to +75 $^\circ\text{C}$	0.5	-		170
		Others		-	-	-		
Supply Current	I_{EE}	All Input and Output Open.		$T_a = 0^\circ\text{C}$	-270	-240	-	mA
			$T_a = 75^\circ\text{C}$	-	-220	-		

● AC CHARACTERISTICS ($V_{EE} = -5.2\text{V} \pm 5\%$, $T_a = 0$ to $+75^\circ\text{C}$, air flow exceeding 2m/sec)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Chip Select Access Time	t_{ACS}		-	-	6	ns
Chip Select Recovery Time	t_{RCS}		-	-	6	ns
Address Access Time	t_{AA}		-	-	10	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t_w	$t_{WSA} = 3\text{ns}$	10	-	-	ns
Data Setup Time	t_{WSD}		1	-	-	ns
Data Hold Time	t_{WHD}		1	-	-	ns
Address Setup Time	t_{WSA}	$t_w = 10\text{ns}$	3	-	-	ns
Address Hold Time	t_{WHA}		2	-	-	ns
Chip Select Setup Time	t_{WSCS}		1	-	-	ns
Chip Select Hold Time	t_{WHCS}		1	-	-	ns
Write Disable Time	t_{WS}		-	-	6	ns
Write Recovery Time	t_{WH}		-	-	12	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		—	2	—	ns
Output Fall Time	t_f		—	2	—	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}		—	3	—	pF
Output Capacitance	C_{out}		—	5	—	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE



3. READ MODE



4. WRITE MODE



HM10480, HM10480F

16,384-words × 1-bit Fully Decoded Random Access Memory

The HM10480 is ECL 10K compatible, 16,384-words x 1-bit, read/write random access memory developed for high speed systems such as scratch pads and control/buffer storages.

The fabrication process uses the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM10480 is encapsulated in cerdip-20 pin and flat 20-pin package, compatible with Fairchild's F10480.

FEATURES

- 16,384-words x 1-bit organization
- Fully compatible with 10K ECL level
- Address access time: 25ns (max)
- Write pulse width: 25ns(min)
- Low power dissipation: 0.05mW/bit
- Output obtainable by wired-OR (open emitter)


TRUTH TABLE

Input			Output	Mode
CS	WE	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout*	Read

Notes) × : Irrelevant

* : Read Out Noninvert


BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Item	Symbol	Rating	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	V_{in}	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{stg}	-65 to +150	°C
Storage Temperature	$T_{stg}(Bias)^*$	-55 to +125	°C

* Under Bias



PIN ARRANGEMENT



■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ($V_{EE} = -5.2V$, $R_L = 50\Omega$ to $-2.0V$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec)

Item	Symbol	Test Condition	min (B)	typ	max (A)	Unit		
Output Voltage	V_{OH}	$V_{IN} = V_{IHA}$ or V_{ILB}	0°C	-1000	—	-840	mV	
			+25°C	-960	—	-810		
			+75°C	-900	—	-720		
	V_{OL}		0°C	-1870	—	-1665		
			+25°C	-1850	—	-1650		
			+75°C	-1830	—	-1625		
Output Threshold Voltage	V_{OHC}	$V_{IN} = V_{IHB}$ or V_{ILA}	0°C	-1020	—	—	mV	
			+25°C	-980	—	—		
			+75°C	-920	—	—		
	V_{OLC}		0°C	—	—	-1645		
			+25°C	—	—	-1630		
			+75°C	—	—	-1605		
Input Voltage	V_{IH}	Guaranteed Input Voltage High for All Inputs	0°C	-1145	—	-840	mV	
			+25°C	-1105	—	-810		
			+75°C	-1045	—	-720		
	V_{IL}		0°C	-1870	—	-1490		
			+25°C	-1850	—	-1475		
			+75°C	-1830	—	-1450		
Input Current	I_{IH}	$V_{IN} = V_{IHA}$	0 to +75°C	—	—	220	μA	
	I_{IL}	\overline{CS}	$V_{IN} = V_{ILB}$	0 to +75°C	0.5	—		170
		Others		—	—	—		
Supply Current	I_{EE}	All Input and Output Open, Test Pin 10	$T_a = 0^\circ C$	-200	-140	—	mA	
			$T_a = 75^\circ C$	—	-130	—		

● AC CHARACTERISTICS ($V_{EE} = -5.2V \pm 5\%$, $T_a = 0$ to $+75^\circ C$, air flow exceeding 2m/sec)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Chip Select Access Time	t_{ACS}		2	—	15	ns
Chip Select Recovery Time	t_{RCS}		2	—	15	ns
Address Access Time	t_{AA}		3	15	25	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t_w	$t_{WSA} = 5ns$	25	—	—	ns
Data Setup Time	t_{WSD}		5	—	—	ns
Data Hold Time	t_{WHD}		5	—	—	ns
Address Setup Time	t_{WSA}	$t_w = 25ns$	5	—	—	ns
Address Hold Time	t_{WHA}		5	—	—	ns
Chip Select Setup Time	t_{WSCS}		5	—	—	ns
Chip Select Hold Time	t_{WHCS}		5	—	—	ns
Write Disable Time	t_{WS}		—	—	15	ns
Write Recovery Time	t_{WR}		—	—	30	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		—	2	—	ns
Output Fall Time	t_f		—	2	—	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}		—	4	—	pF
Output Capacitance	C_{out}		—	7	—	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE



3. READ MODE



4. WRITE MODE



HM100422, HM100422F HM100422CG

256-word × 4-bit Fully Decoded Random Access Memory

The HM100422 is ECL 100K compatible, 256-word x 4-bit, read write, random access memory developed for high speed system such as scratch pads and control/buffer storages.

Four active Low Block Select lines are provided to select each block independently.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM100422 is encapsulated in cerdip-24pin package, or 24pin flat package compatible with Fairchild's F100422.

FEATURES


- 256-word x 4-bit organization
- Fully compatible with 100K ECL level
- Address access time: 10ns (max.)
- Minimum write pulse width: 6ns (min.)
- Low power dissipation: 0.8mW/bit
- Output obtainable by wired-OR (open emitter)

TRUTH TABLE


Input			Output	Mode
BS	WE	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout*	Read

Notes) × : Irrelevant
* : Read Out Noninvert

BLOCK DIAGRAM




HM100422




DG-24A

HM100422F



FG-24


HM100422CG



CG-24


PIN ARRANGEMENT

● HM100422




(Top View)

● HM100422F



(Top View)

● HM100422CG



(Top View)

■ ABSOLUTE MAXIMUM RATINGS ($T_a=25^\circ\text{C}$)

Item	Symbol	Rating	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	V_{in}	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{stg}	-65 to +150	$^\circ\text{C}$
Storage Temperature	$T_{stg}(\text{Bias})^*$	-55 to +125	$^\circ\text{C}$

* Under Bias

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ($V_{EE}=-4.5\text{V}$, $R_L=50\Omega$ to -2.0V , $T_a=0$ to $+85^\circ\text{C}$, air flow exceeding 2m/sec)

Item	Symbol	Test Condition	min(B)	typ	max(A)	Unit
Output Voltage	V_{OH}	$V_{in}=V_{IHA}$ or V_{ILB}	-1025	-955	-880	mV
	V_{OL}		-1810	-1715	-1620	mV
Output Threshold Voltage	V_{OMC}	$V_{in}=V_{IHB}$ or V_{ILA}	-1035	—	—	mV
	V_{OLC}		—	—	-1610	mV
Input Voltage	V_{IH}	Guaranteed Input Voltage	-1165	—	-880	mV
	V_{IL}	High/Low for All Inputs	-1810	—	-1475	mV
Input Current	I_{IH}	$V_{in}=V_{IHA}$	—	—	220	μA
	I_{IL}	$V_{in}=V_{ILB}$	BS	0.5	—	170
	Others			-50	—	—
Supply Current	I_{EE}	All Inputs and Outputs Open	-200	-165	—	mA

● AC CHARACTERISTICS ($V_{EE}=-4.5\text{V} \pm 5\%$, $T_a=0$ to $+85^\circ\text{C}$, air flow exceeding 2m/sec)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Block Select Access Time	t_{ABS}		—	—	6	ns
Block Select Recovery Time	t_{RBS}		—	—	5	ns
Address Access Time	t_{AA}		—	7	10	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t_w	$t_{WSA}=2\text{ns}$	6	4.5	—	ns
Data Setup Time	t_{WSD}		2	0	—	ns
Data Hold Time	t_{WHD}		2	0	—	ns
Address Setup Time	t_{WSA}		$t_w=6\text{ns}$	2	0	—
Address Hold Time	t_{WHA}		2	0	—	ns
Block Select Setup Time	t_{WSBS}		2	0	—	ns
Block Select Hold Time	t_{WHBS}		2	0	—	ns
Write Disable Time	t_{WS}		—	4	6	ns
Write Recovery Time	t_{WR}		—	4.5	12	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		—	2	—	ns
Output Fall Time	t_f		—	2	—	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}		—	4	—	pF
Output Capacitance	C_{out}		—	7	—	pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE



3. READ MODE



4. WRITE MODE



HM100415, HM100415CG

1024-word × 1-bit Fully Decoded Random Access Memory

The HM100415 is a 1024-word × 1-bit, read/write random access memory developed for application to scratch pads, control and buffer storages which require very high speeds.

The HM100415 is compatible with the HD100K families and includes on-chip voltage and temperature compensation for improved noise margin. This memory is encapsulated in cerdip-16pin package.

FEATURES

- Level 100K ECL Compatible
- Organization 1024-word by 1-bit
- Address Access Time 10ns (max)
- Chip Select Access Time 5ns (max.)
- Power Consumption 0.6mW/bit (typ)
- Output Obtainable by Wired-OR (open emitter)
- Compatible with Fairchild F100415.


TRUTH TABLE

Input			Output	Mode
CS	WE	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout*	Read

Notes) × : Irrelevant

* : Read Out Noninvert


BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)


Item	Symbol	Rating	Unit
Supply Voltage	V _{EE} to V _{CC}	+0.5 to -7.0	V
Input Voltage	V _{in}	+0.5 to V _{EE}	V
Output Current	I _{out}	-30	mA
Storage Temperature	T _{stg}	-65 to +150	°C
Storage Temperature	T _{stg} (Bias)*	-55 to +125	°C

* Under Bias




PIN ARRANGEMENT

HM100415



(Top View)

HM100415CG



(Top View)

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ($V_{EE} = -4.5V$, $R_L = 50\Omega$ to $-2.0V$, $T_a = 0$ to $+85^\circ C$, air flow exceeding 2m/sec)

Item	Symbol	Test Condition	min (B)	typ	max (A)	Unit	
Output Voltage	V_{OH}	$V_{in} = V_{IHA}$ or V_{ILB}	-1025	-955	-880	mV	
	V_{OL}		-1810	-1715	-1620	mV	
Output Threshold Voltage	V_{ONC}	$V_{in} = V_{IHB}$ or V_{ILA}	-1035	—	—	mV	
	V_{OLC}		—	—	-1610	mV	
Input Voltage	V_{IH}	Guaranteed Input Voltage	-1165	—	-880	mV	
	V_{IL}	High/Low for All Inputs	-1810	—	-1475	mV	
Input Current	I_{IH}	$V_{in} = V_{IHA}$	—	—	220	μA	
	I_{IL}	$V_{in} = V_{ILB}$	CS	0.5	—	170	μA
			Others	-50	—	—	
Supply Current	I_{EE}	All Inputs and Outputs Open	-200	-150	—	mA	

● AC CHARACTERISTICS ($V_{EE} = -4.5V \pm 5\%$, $T_a = 0$ to $+85^\circ C$, air flow exceeding 2m/sec)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Chip Select Access Time	t_{ACS}		—	3	5	ns
Chip Select Recovery Time	t_{RCS}		—	3	5	ns
Address Access Time	t_{AA}		—	7	10	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t_W	$t_{WSA} = 2ns$	6	4	—	ns
Data Setup Time	t_{WSD}		2	0	—	ns
Data Hold Time	t_{WHD}		2	0	—	ns
Address Setup Time	t_{WSA}		$t_W = 6ns$	2	0	—
Address Hold Time	t_{WHA}		2	0	—	ns
Chip Select Setup Time	t_{WSCS}		2	0	—	ns
Chip Select Hold Time	t_{WHCS}		2	0	—	ns
Write Disable Time	t_{WSD}		—	3	5	ns
Write Recovery Time	t_{WR}		—	3	12	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		—	2	—	ns
Output Fall Time	t_f		—	2	—	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}		—	3	—	pF
Output Capacitance	C_{out}		—	5	—	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE



3. READ MODE



4. WRITE MODE



HM100474, HM100474F

1024-word × 4-bit Fully Decoded Random Access Memory

The HM100474 is a 1024-words x 4-bit, read/write, random access memory developed for high speed systems such as scratch pads and control/buffer storages.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM100474 is compatible with the HD100K ECL families and includes on-chip voltage and temperature compensation for improved noise margin. This device is encapsulated in cerdip-24-pin and flat 24pin package, compatible with Fairchild's F100474.

FEATURES


- 1024-word x 4-bit organization
- Fully compatible with 100K ECL level
- Address access time: 25ns(max)
- Write pulse width: 25ns(min)
- Output obtainable by wired-OR (open emitter)

TRUTH TABLE

Input			Output	Mode
\overline{CS}	\overline{WE}	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout*	Read

Notes) × : Irrelevant
* : Read Out Noninvert


BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)


Item	Symbol	Rating	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	V_{in}	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{stg}	-65 to +150	$^\circ\text{C}$
Storage Temperature	$T_{stg}(\text{Bias})^*$	-55 to +125	$^\circ\text{C}$

* Under Bias




PIN ARRANGEMENT

HM100474



HM100474F



ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ($V_{EE} = -4.5V$, $R_L = 50\Omega$ to $-2.0V$, $T_a = 0$ to $+85^\circ C$, air flow exceeding 2m/sec)

Item	Symbol	Test Condition	min(B)	typ	max(A)	Unit
Output Voltage	V_{OH}	$V_{in} = V_{IHA}$ or V_{ILB}	-1025	-955	-880	mV
	V_{OL}		-1810	-1715	-1620	mV
Output Threshold Voltage	V_{OHC}	$V_{in} = V_{IHB}$ or V_{ILA}	-1035	—	—	mV
	V_{OLC}		—	—	-1610	mV
Input Voltage	V_{IH}	Guaranteed Input Voltage	-1165	—	-880	mV
	V_{IL}	High/Low for All Inputs	-1810	—	-1475	mV
Input Current	I_{IH}	$V_{in} = V_{IHA}$	—	—	220	μA
	I_{IL}	$V_{in} = V_{ILB}$	\overline{CS}	0.5	—	170
Others			-50	—	—	
Supply Current	I_{EE}	All Inputs and Outputs Open	-200	-165	—	mA

● AC CHARACTERISTICS ($V_{EE} = -4.5V \pm 5\%$, $T_a = 0$ to $+85^\circ C$, air flow exceeding 2m/sec)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Chip Select Access Time	t_{ACS}		—	—	10	ns
Chip Select Recovery Time	t_{RCS}		—	—	10	ns
Address Access Time	t_{AA}		—	15	25	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t_W	$t_{WSA} = 3ns$	25	15	—	ns
Data Setup Time	t_{WSD}		2	—	—	ns
Data Hold Time	t_{WHD}		2	—	—	ns
Address Setup Time	t_{WSA}	$t_W = t_{Wmin}$	3	—	—	ns
Address Hold Time	t_{WHA}		2	—	—	ns
Chip Select Setup Time	t_{WSCS}		2	—	—	ns
Chip Select Hold Time	t_{WHCS}		2	—	—	ns
Write Disable Time	t_{WS}		—	—	10	ns
Write Recovery Time	t_{WR}		—	—	27	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		—	2	—	ns
Output Fall Time	t_f		—	2	—	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}		—	4	—	pF
Output Capacitance	C_{out}		—	7	—	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE




3. READ MODE




4. WRITE MODE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. SUPPLY VOLTAGE




ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE




ADDRESS ACCESS TIME vs. SUPPLY VOLTAGE




CHIP SELECT ACCESS TIME vs. AMBIENT TEMPERATURE




CHIP SELECT ACCESS TIME vs. SUPPLY VOLTAGE



**WRITE PULSE WIDTH vs.
AMBIENT TEMPERATURE**



**WRITE PULSE WIDTH vs.
SUPPLY VOLTAGE**



HM100470

4096-word × 1-bit Fully Decoded Random Access Memory

The HM100470 is a 4096-words × 1-bit, read/write, random access memory developed for high speed systems such as scratch pads and control buffer storages.

The fabrication process is the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM100470 is compatible with the HD100K ECL families and includes on-chip voltage and temperature compensation for improved noise margin. This device is encapsulated in cerdip-18pin package, compatible with Fairchild's F100470.

FEATURES

- 4096-word × 1-bit organization
- Full compatible with 100K ECL level
- Address access time: 25ns(max)
- Write pulse width: 25ns (min)
- Output obtainable by wired-OR (open emitter)


TRUTH TABLE

Input			Output	Mode
CS	WE	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout*	Read

Notes) × : Irrelevant

* : Read Out Noninvert


BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS ($T_a=25^\circ\text{C}$)

Item	Symbol	Rating	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	V_{in}	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{stg}	-65 to +150	$^\circ\text{C}$
Storage Temperature	$T_{stg}(\text{Bias})^*$	-55 to +125	$^\circ\text{C}$

* Under Bias



PIN ARRANGEMENT



■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ($V_{EE} = -4.5V$, $R_L = 50\Omega$ to $-2.0V$, $T_a = 0$ to $+85^\circ C$, air flow exceeding 2m/sec)

Item	Symbol	Test Condition	min (B)	typ	max (A)	Unit
Output Voltage	V_{OH}	$V_{iA} = V_{iHA}$ or V_{iLB}	-1025	-955	-880	mV
	V_{OL}		-1810	-1715	-1620	mV
Output Threshold Voltage	V_{OHC}	$V_{iA} = V_{iHB}$ or V_{iLA}	-1035	—	—	mV
	V_{OLC}		—	—	-1610	mV
Input Voltage	V_{IH}	Guaranteed Input Voltage High/Low for All Inputs	-1165	—	-880	mV
	V_{iL}		-1810	—	-1475	mV
Input Current	I_{IH}	$V_{iA} = V_{iHA}$	—	—	220	μA
	I_{iL}	$V_{iA} = V_{iLB}$	CS	0.5	—	170
Others			-50	—	—	
Supply Current	I_{EE}	All Inputs and Outputs Open	-200	-165	—	mA

● AC CHARACTERISTICS ($V_{EE} = -4.5V \pm 5\%$, $T_a = 0$ to $+85^\circ C$, air flow exceeding 2m/sec)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Chip Select Access Time	t_{ACS}			—	10	ns
Chip Select Recovery Time	t_{RCS}			—	10	ns
Address Access Time	t_{AA}			—	25	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t_W	$t_{WSA} = 3ns$	25	—	—	ns
Data Setup Time	t_{WSD}		2	—	—	ns
Data Hold Time	t_{WHD}		2	—	—	ns
Address Setup Time	t_{WSA}	$t_W = t_W \text{ min}$	3	—	—	ns
Address Hold Time	t_{WHA}		2	—	—	ns
Chip Select Setup Time	t_{WSCS}		2	—	—	ns
Chip Select Hold Time	t_{WHCS}		2	—	—	ns
Write Disable Time	t_{WS}		—	—	10	ns
Write Recovery Time	t_{WR}		—	—	27	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		—	2	—	ns
Output Fall Time	t_f		—	2	—	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{iA}		—	3	—	pF
Output Capacitance	C_{out}		—	5	—	pF

TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION




2. INPUT PULSE



3. READ MODE



4. WRITE MODE



HM100480, HM100480F

Preliminary

16,384-words × 1-bit Fully Decoded Random Access Memory

The HM100480 is ECL 100K compatible, 16,384-words × 1-bit, read/write random access memory developed for high speed systems such as scratch pads and control/buffer storages.

The fabrication process uses the Hitachi's low capacitance, oxide isolation method with double metalization.

The HM100480 is encapsulated in cerdip-20 pin and flat-20 pin package, compatible with Fairchild's 100480.

FEATURES


- 16,384-words × 1-bit organization
- Fully compatible with 100K ECL level
- Address access time: 25ns (max)
- Write pulse width: 25ns (min)
- Low power dissipation: 0.05mW/bit
- Output obtainable by wired-OR (open emitter)

TRUTH TABLE

Input			Output	Mode
\overline{CS}	\overline{WE}	Din		
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	Dout*	Read

Notes: X: Irrelevant
*: Read Out Noninvert


BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

Item	Symbol	Rating	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	V_{in}	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{stg}	-65 to +150	°C
Storage Temperature	$T_{stg}(Bias)^*$	-55 to +125	°C

* Under Bias



PIN ARRANGEMENT



Note)

The specifications of this device are subject to change without notice. Please contact your nearest Hitachi Sales Dept, regarding specifications.

■ ABSOLUTE MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)

Item	Symbol	Rating	Unit
Supply Voltage	V_{EE} to V_{CC}	+0.5 to -7.0	V
Input Voltage	V_{in}	+0.5 to V_{EE}	V
Output Current	I_{out}	-30	mA
Storage Temperature	T_{stg}	-65 to +150	$^\circ\text{C}$
Storage Temperature	$T_{stg}(\text{Bias})^*$	-55 to +125	$^\circ\text{C}$

* Under Bias

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $R_L = 50\Omega$ to -2.0V , $T_a = 0$ to $+85^\circ\text{C}$, air flow exceeding 2m/sec)

Item	Symbol	Test Condition	min(B)	typ	max(A)	Unit	
Output Voltage	V_{OH}	$V_{in} = V_{IHA}$ or V_{ILB}	-1025	-955	-880	mV	
	V_{OL}		-1810	-1715	-1620	mV	
Output Threshold Voltage	V_{OHC}	$V_{in} = V_{IHB}$ or V_{ILA}	-1035	—	—	mV	
	V_{OLC}		—	—	-1610	mV	
Input Voltage	V_{IH}	Guaranteed Input Voltage	-1165	—	-880	mV	
	V_{IL}	High/Low for All Input	-1810	—	-1475	mV	
Input Current	I_{IH}	$V_{in} = V_{IHA}$	—	—	220	μA	
	I_{IL}	$V_{in} = V_{ILB}$	CS	0.5	—	170	μA
			Others	-50	—	—	
Supply Current	I_{EE}	All Inputs and Outputs Open	-200	-165	—	mA	

● AC CHARACTERISTICS ($V_{EE} = -4.5\text{V} \pm 5\%$, $T_a = 0$ to $+85^\circ\text{C}$, air flow exceeding 2m/sec)

1. READ MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Chip Select Access Time	t_{ACS}		2	—	15	ns
Chip Select Recovery Time	t_{RCS}		2	—	15	ns
Address Access Time	t_{AA}		3	—	25	ns

2. WRITE MODE

Item	Symbol	Test Condition	min	typ	max	Unit
Write Pulse Width	t_w	$t_{WSA} = 5\text{ns}$	25	—	—	ns
Data Setup Time	t_{WSD}		5	—	—	ns
Data Hold Time	t_{WHD}		5	—	—	ns
Address Setup Time	t_{WSA}	$t_w = 25\text{ns}$	5	—	—	ns
Address Hold Time	t_{WHA}		5	—	—	ns
Chip Select Setup Time	t_{WSCS}		5	—	—	ns
Chip Select Hold Time	t_{WHCS}		5	—	—	ns
Write Disable Time	t_{WSD}		—	—	15	ns
Write Recovery Time	t_{WR}		—	—	30	ns

3. RISE/FALL TIME


Item	Symbol	Test Condition	min	typ	max	Unit
Output Rise Time	t_r		—	2	—	ns
Output Fall Time	t_f		—	2	—	ns

4. CAPACITANCE


Item	Symbol	Test Condition	min	typ	max	Unit
Input Capacitance	C_{in}		—	3	—	pF
Output Capacitance	C_{out}		—	5	—	pF

■ TEST CIRCUIT AND WAVEFORMS


1. LOADING CONDITION



2. INPUT PULSE



3. READ MODE



4. WRITE MODE




Figure 1. The relationship between the number of employees and the number of projects. The number of employees is on the x-axis (0 to 100) and the number of projects is on the y-axis (0 to 100). The data points show a positive correlation, with a regression line fitted to the data.

Figure 2. The relationship between the number of employees and the number of projects. The number of employees is on the x-axis (0 to 100) and the number of projects is on the y-axis (0 to 100). The data points show a positive correlation, with a regression line fitted to the data.

Figure 3. The relationship between the number of employees and the number of projects. The number of employees is on the x-axis (0 to 100) and the number of projects is on the y-axis (0 to 100). The data points show a positive correlation, with a regression line fitted to the data.

Figure 4. The relationship between the number of employees and the number of projects. The number of employees is on the x-axis (0 to 100) and the number of projects is on the y-axis (0 to 100). The data points show a positive correlation, with a regression line fitted to the data.

Figure 5. The relationship between the number of employees and the number of projects. The number of employees is on the x-axis (0 to 100) and the number of projects is on the y-axis (0 to 100). The data points show a positive correlation, with a regression line fitted to the data.

Figure 6. The relationship between the number of employees and the number of projects. The number of employees is on the x-axis (0 to 100) and the number of projects is on the y-axis (0 to 100). The data points show a positive correlation, with a regression line fitted to the data.

Figure 7. The relationship between the number of employees and the number of projects. The number of employees is on the x-axis (0 to 100) and the number of projects is on the y-axis (0 to 100). The data points show a positive correlation, with a regression line fitted to the data.

Figure 8. The relationship between the number of employees and the number of projects. The number of employees is on the x-axis (0 to 100) and the number of projects is on the y-axis (0 to 100). The data points show a positive correlation, with a regression line fitted to the data.

Figure 9. The relationship between the number of employees and the number of projects. The number of employees is on the x-axis (0 to 100) and the number of projects is on the y-axis (0 to 100). The data points show a positive correlation, with a regression line fitted to the data.

Figure 10. The relationship between the number of employees and the number of projects. The number of employees is on the x-axis (0 to 100) and the number of projects is on the y-axis (0 to 100). The data points show a positive correlation, with a regression line fitted to the data.


MEMORY SUPPORT CIRCUITS

HD2912

Quadruple TTL-to-MOS Clock Drivers

The HD2912, a clock driver for the MOS memory, has basically the NAND function. Its input is a TTL level and its output becomes an N MOS clock input level. It operates on two power supplies — V_{CC} (5V) and V_{DD} (12V). It anticipates taking as its load a maximum of ten units of 4K-bit N MOS memories and can drive a load capacity of 400 pF at high speed.

- TTL-MOS level converter circuit
- Switching time: 50 ns (max.)
- Load capacity drivable: 600pF
- Mounted with 4 circuits
- Applicable temperature: 0 to 70°C



■ ABSOLUTE MAXIMUM RATINGS


Item	Symbol	HD2912	Unit
Supply Voltage	V_{CC}^*	7.0	V
	V_{DD}^*	18.0	V
Input Voltage	V_{in}^*	5.5	V
Load Capacitance	C_L^{**}	600	pF
Power Dissipation	P_T^{***}	800	mW
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{sta}	-65 to +150	°C

- * With respect GND
- ** per circuit
- *** per package

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.75	5.0	5.25	V
	V_{DD}	11.4	12	12.6	V
Operating Temperature	T_{opr}	0	25	70	°C
Load Capacitance	C_L	100	—	600	pF
Damping Resistance	R_D	10	—	—	Ω

■ PIN ARRANGEMENT



■ ELECTRICAL CHARACTERISTICS ($T_a=0$ to $+70^\circ\text{C}$, $V_{CC}=5\text{V} \pm 5\%$, $V_{DD}=12\text{V} \pm 5\%$)



Item	Symbol	Test Condition	min	typ*	max	Unit	
Input Voltage	V_{IL}		2.0	—	—	V	
	V_{IH}		—	—	0.8	V	
Output Voltage	V_{OL}	$V_{in}=2\text{V}$, $I_{OL}=0.1\text{mA}$	—	0.45	0.6	V	
	V_{OH}	$V_{in}=0.8\text{V}$, $I_{OH}=-0.1\text{mA}$	$V_{DD}-0.9$	11.5	—	V	
Input Current	A	I_{IL}	$V_{in}=0.4\text{V}$	—	-1	-1.6	mA
	B			—	-2	-3.2	mA
	A	I_{IH}	$V_{in}=2.4\text{V}$	—	—	40	μA
	B			—	—	80	μA
Power Supply Current	I_I	$V_{in}=5.5\text{V}$	—	—	1	mA	
	I_{DDH}	$V_{in}=0\text{V}$	—	16	24	mA	
	I_{DDL}	$V_{in}=5\text{V}$	—	—	0.5	mA	
	I_{CCH}	$V_{in}=0\text{V}$	—	12	18	mA	
Input Clamp Voltage	I_{CCL}	$V_{in}=5\text{V}$	—	67	100	mA	
	V_I	$I_{in}=-12\text{mA}$	—	—	-1.5	V	

* $V_{CC}=5\text{V}$, $V_{DD}=12\text{V}$

■ SWITCHING CHARACTERISTICS ($T_a=0$ to $+70^\circ\text{C}$, $V_{CC}=5\text{V}$, $V_{DD}=12\text{V}$)


Item	Symbol	Test Condition	min	typ	max	Unit
Rising Delay Time	t_{DLH}	$C_L=300\text{pF}$ $R_D=0\Omega$	—	35	50	ns
Falling Delay Time	t_{DHL}		—	25	45	ns
Rise Time	t_{TLH}		—	12	25	ns
Fall Time	t_{THL}		—	12	25	ns

● TEST CIRCUIT AND WAVEFORMS




$t_w = 250\text{ns}$, $t_{setup} = 350\text{ns}$, $t_f = t_r = 10 \pm 1\text{ns}$


FALLING DELAY TIME vs. LOAD CAPACITANCE (1)




RISING DELAY TIME vs. LOAD CAPACITANCE (2)




RISE TIME AND RISING DELAY TIME vs. AMBIENT TEMPERATURE




FALL TIME AND FALLING DELAY TIME vs. AMBIENT TEMPERATURE




SWITCHING TIME vs. SUPPLY VOLTAGE (1)



SWITCHING TIME vs. SUPPLY VOLTAGE (2)




POWER DISSIPATION vs. CYCLE TIME



■ ITEMS REQUIRING CARE WHEN USING THE HD2912

When measuring or mounting the HD2912, consider the following.

1. At the time of "H" level output, if a short circuit occurs between the output terminal and the other terminal (the GND terminal or input terminal), the element will breakdown.
2. When measuring the input/output characteristic of the circuit, do not place the input level in the vicinity of the threshold voltage (about 1.5V) for more than 10 seconds. If this caution is neglected, the element may breakdown.
3. If its load capacity is less than a certain value (100pF), sometimes this element cannot fully provide its function. Take note of this fact when designing a system.
4. When mounting this element, it is recommended providing the output terminal with a damping resistor (R_D) or a diode terminating circuit.



HD2916

Quadruple TTL-to-NMOS Clock Drivers

The HD2916, a clock driver for the MOS memory, basically possesses a NAND function. Its Input is a TTL level and its output becomes N MOS clock input level. It operates on two power supplies – V_{CC} (5V) and V_{DD} (12V). Assuming that a maximum of five units of 4K-bit N MOS memories may be connected, it is designed to drive a load capacity of 200pF at high speeds.

FEATURES

- TTL-MOS level converter
- Switching time: 50 ns (max.)
- Average power consumption: 600mW (max.)
- Load capacity drivable: 300pF
- Mounted with 4 circuits
- Applicable temperature: 10 to 65°C

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	HD2916	Unit
Supply Voltage	V_{CC}^*	-0.5 to +7	V
	V_{DD}^*	-0.5 to +15	V
Input Terminal Voltage	V_{IN}^*	-0.5 to +5.5	V
Output Load Capacitance	C_L^{**}	300	pF
Power Dissipation	P_T^{***}	700	mW
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-50 to +150	°C

* With respect to GND

** Per circuit

*** Per package


RECOMMENDED OPERATING CONDITION

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.75	5.0	5.25	V
	V_{DD}	11.4	12.0	12.6	V
Operating Temperature	T_{opr}	10	25	55	°C
Input Voltage Level	V_{IH}	2.0	—	5.5	V
	V_{IL}	-0.5	—	0.8	V


ELECTRICAL CHARACTERISTICS ($T_a=10$ to 55°C, $V_{CC}=5V \pm 5\%$, $V_{DD}=12V \pm 5\%$)

Item	Symbol	Test Condition	min	typ*	max	Unit
Input Current	A	I_{IH} $V_{IN}=2.4V$	—	—	40	μA
		I_{IL} $V_{IN}=0.4V$	—	-1	-2	mA
	B	I_{IH} $V_{IN}=2.4V$	—	—	80	μA
		I_{IL} $V_{IN}=0.4V$	—	-2	-4	mA
Output Voltage	V_{OH} $V_{IN}=0.8V, I_{OH}=-50\mu A$	$V_{DD}-0.7$	$V_{DD}-0.4$	—	V	
	V_{OL} $V_{IN}=2.0V, I_{OL}=50\mu A$	—	0.3	0.45	V	
Supply Current	I_{DDH} $V_{IN}=0V$	—	13	20	mA	
	I_{CCH} $V_{IN}=0V$	—	13	40	mA	
	I_{DDL} $V_{IN}=5V$	—	—	39	mA	
	I_{CCL} $V_{IN}=5V$	—	40	60	mA	
Average Power Dissipation	P_{TA}	$C_L=300pF, f=1MHz$ $t_W=0.5\mu s, \text{one circuit operation}$	—	300	600	mW

* $V_{CC}=5V, V_{DD}=12V$



PIN ARRANGEMENT





(Top View)


SWITCHING CHARACTERISTICS ($T_a=10$ to 55°C , $V_{CC}=5\text{V} \pm 5\%$, $V_{DD}=12\text{V} \pm 5\%$)

Item	Symbol	Test Condition	min	typ	max	Unit
Output Delay Time	t_{DLH}	$C_L=200\text{pF}$ $f=1\text{MHz}$ $t_w=0.5\mu\text{s}$	—	—	50	ns
	t_{DHL}		—	—	50	ns


TEST CIRCUIT & WAVEFORMS




PROPAGATION DELAY TIME vs. LOAD CAPACITANCE




PROPAGATION DELAY TIME vs. AMBIENT TEMPERATURE




PROPAGATION DELAY TIME vs. SUPPLY VOLTAGE



PROPAGATION DELAY TIME vs. SUPPLY VOLTAGE



**POWER DISSIPATION
vs. CYCLE TIME**



■ ITEMS REQUIRING CARE WHEN USING THE HD2916

When measuring or mounting the HD2916, consider the following:


1. At the time of "H" level output, if a short circuit occurs between the output terminal and the other terminal (the GND terminal or input terminal), the element will breakdown.
2. When measuring the input/output characteristic of the circuit, do not place the input level in the vicinity of the threshold voltage (about 1.5V) for more than 10 seconds. If this caution is neglected, the element may breakdown.

HD2923

Quadruple ECL to TTL Drivers

The HD2923 is a monolithic, high speed Quadruple ECL to TTL Driver which accepts ECL input signals. It provides high output current suitable for driving the TTL clock inputs or other address multiplexing inputs of N-channel MOS memories such as the HM4816A of MK4116. Power supply requirements are ground, +5.0 Volts and -5.2 Volts. The HD2923 requires no particular power supply sequencing in order to assure standby mode of memories, because the outputs are always "high" at applying the power. Propagation delay is 10ns MAX.

The HD2923 is fabricated by means of HITACHI's Schottky Bipolar technology to assure high performance over the 0°C to 75°C ambient temperature range.



FEATURES

- High Speed $t_{pd} = 10\text{ns MAX. (50\% to 2.2V dc out or to } +1.0\text{V dc out, 200pF Load)}$
- Low Power 250mW typ. (DC)
- 10K ECL Compatible Inputs
- Pin Compatibility MC10125 or HD10125

ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.5 to +7	V
	V_{EE}	-7 to +0.5	V
Input Voltage	V_{in}	V_{EE} to +0.5	V
Output Voltage	V_{out}	-1.0 to $V_{CC}+1$	V
Power Dissipation	P_T	1.0	W
Operating Temperature*	T_{op}	-10 to +85	°C
Storage Temperature	T_{stg}	-65 to +150	°C

* under bias

RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V_{CC}	4.75	5.0	5.25	V
	V_{EE}	-5.46	-5.2	-4.94	V
Input Voltage	V_{IH}	-1.025	—	—	V
	V_{IL}	—	—	-1.520	V
Operating Temperature	T_{op}	0	—	75	°C

PIN ARRANGEMENT



(Top View)

The V_{BB} reference voltage is available on pin 1 for use in single ended input biasing

TRUTH TABLE


Input		Output
A	B	Y
H	V_{BB}	L
L	V_{BB}	H
H	L	L
L	H	H
V_{BB}	H	H
V_{BB}	L	L
Open	Open	H

■ DC CHARACTERISTICS

Item	Symbol	Test Condition	min	typ	max	Unit
Power Supply Drain Current	$-I_{EE}$	$V_{EE} = -5.2V, V_{CC} = 5.0V$	—	22	27	mA
	I_{CCH}		—	23.5	29	mA
	I_{CCL}		—	34.5	42	mA
Input Current	I_{IH}	$V_{IN} = -0.81V$	—	—	115	μA
Input Leakage Current	I_{CBO}	$V_{IN} = -5.2V$	—	—	1.0	μA
Output Voltage	V_{OH}	$I_{OH} = -1.0mA$	2.7	—	—	V
	V_{OL}	$I_{OL} = 5.0mA$	—	—	0.5	V
Threshold Voltage	V_{OHA}	$V_{IH} = -1.1V, I_{OH} = -1.0mA$	2.7	—	—	V
	V_{OLA}	$V_{IL} = -1.48V, I_{OL} = 5.0mA$	—	—	0.5	V
Indeterminate Input Protection Tests	V_{OHS}	All inputs = V_{EE}	2.7	—	—	V
		All inputs = Open	2.7	—	—	
Reference Voltage	V_{BB}		-1.420	—	-1.150	V
Common Mode Rejection Tests	V_{OHC}	$V_{INH} = 0.300V, V_{INL} = -0.825V$	2.7	—	—	V
		$V_{INH} = -1.890V, V_{INL} = -2.890V$	2.7	—	—	
	V_{OLC}	$V_{INH} = 0.300V, V_{INL} = -0.825V$	—	—	0.5	V
		$V_{INH} = -1.890V, V_{INL} = -2.890V$	—	—	0.5	

■ AC CHARACTERISTICS

Item	Symbol	Test Condition	min	typ	max	Unit
Propagation Delay Time	t_{DR}	50% to +2.2V, $C_L = 200pF$	—	—	10	ns
	t_{DF}	50% to +1.0V, $C_L = 200pF$	—	—	10	ns
Rise Time	t^+	+1.0V to +2.2V, $C_L = 200pF$	—	—	5	ns
Fall Time	t^-	+2.2V to +1.0V, $C_L = 200pF$	—	—	5	ns





HITACHI

EUROPEAN SALES LOCATIONS

Hitachi Electronic Components Europe GmbH

Headquarter:	Hans-Pinsel-Str. 10A, D-8013 Haar b. München, Tel.: (089) 46 14-0, Telex: 5-22 593 hitc d, Telefax: (089) 46 31 51
Sales Offices:	
North Germany/Benelux	Breslauer Str. 6, D-4040 Neuss 1, Tel.: (0 21 01) 15 00 27-29, Telex: 8-518 039 hiecd, Telefax: (0 21 01) 10 15 13
Central Germany	Fabrikstr. 17, D-7024 Filderstadt 4, Tel.: (07 11) 77 20 11, Teletex: 7 111 410 HITECS, Telefax: (07 11) 7 77 51 16
South Germany	Hans-Pinsel-Str. 10A, D-8013 Haar b. München, Tel.: (089) 46 14-0, Telex: 5-22 593 hitc d, Telefax: (089) 46 31 51
Italy	Via. B. Davanzati, 27, I-20158 Milano, Tel.: (02) 3 76 30 24, Telex: 323 377 hiteci, Telefax: (02) 68 37 30 Hitachi c/o Multiservice, Via Cola di Rienzo 111, I-00193 Roma, Tel.: (06) 38 51 02, Telex: 680 450 gz i
France	95-101, Rue Charles-Michels, F-93200 Saint Denis, Tel.: (01) 8 21 60 15, Télex: 611 387 hitachif, Téléfax: (01) 243 69 97

Hitachi Electronic Components (UK) Ltd.

London	Hitec House, 221-225 Station Road, Harrow, Middlesex, HA1 2XL, Tel.: (01) 8 61 14 14, Telex: 9 36 293 hitecg, Telefax: (01) 8 63 66 46
Stockholm	Box 1062, S-16311 Spanga, Hankadalsgatan 10 Kista, Tel.: (08) 751 0035, Telex: 14 106 hitecst s, Telefax: (08) 7 51 50 73

Nissei Sangyo GmbH

München	Triebstr. 32, D-8000 München 50, Tel.: (089) 14 90 30, Telex: 5-29 963 nism d, Telefax: (089) 149 30 10
Paris	Tour Neptune, Cedex 20, F-92086 Paris La Defense, Tel.: (1) 776 41 05, Télex: 630 489 nispf, Téléfax: (01) 7 789 038
Barcelona	Gran Via Carlos III, 98, Planta 1, Edificio Trade, E-08028 Barcelona, Tel.: (3) 3 309 805, Telex: 97 860 niseb e, Telefax: (03) 3 390 995

EUROPEAN MANUFACTURING LOCATION

Hitachi Semiconductor (Europe) GmbH

Landshut	Jenaer Straße 1, D-8300 Landshut, Tel.: (08 71) 68 40, Telex: 5-8 288 hiseed, Telefax: (08 71) 7 54 70
----------	--

HITACHI DISTRIBUTORS

Semiconductor Distributors

West-Germany	PLZ 2+3 PLZ 4+5 PLZ 6+7+8	HENSKES GmbH , Badenstedter Str. 9, D-3000 Hannover 91, Tel.: (05 11) 45 60 82, Telex: 923 509 henha d MÜLLER WUPPERTAL , Vereinstr. 17, D-5600 Wuppertal 1, Tel.: (02 02) 42 60 16, Telex: 8 591 543 muel d MSC Vertriebs GmbH Zentrale: Industriestr. 16, D-7513 Stutensee 3, Tel.: (0 72 49) 70 75, Telex: 17-724 911 msc d, Telefax: (0 72 49) 79 93 Büro Wiesbaden: Bahnstr. 7, D-6200 Wiesbaden 32, Tel.: (0 61 21) 71 80 94, Telex: 4 186 665 msc d, Telefax: (0 61 21) 76 19 38 Büro München: Kreillerstr. 21, D-8000 München 80, Tel.: (0 89) 4 31 18 99, Telex: 5 213 379 ibs, Telefax: (0 89) 4 31 56 00
	PLZ 7	DITRONIC GmbH , Julius-Hölder-Str. 42, D-7000 Stuttgart 70, Tel.: (07 11) 72 00 10, Telex: 7 255 638 ditc d, Telefax: (07 11) 7 20 01 32
	PLZ 8	DATA MODUL GmbH , Landsberger Str. 320, D-8000 München 21, Tel.: (0 89) 56 01 70, Telex: 5 213 118 damo d, Telefax: (0 89) 56 01 71 19
Austria		ING. ERNST STEINER , Hummelgasse 14, A-1130 Wien, Tel.: (02 22) 8 27 47 40, Telex 135 026 es a
Belgium		J.P. LEMAIRE , Limburg Stirum 243, B-1810 Wommel, Tel.: (02) 4 60 05 60, Telex: 24 610 lemail b, Telefax: (02) 4 60 02 71
France		FRANELEC , Z.I. «Les Glaises» 6-8, Rue Ambroise-Croizat, F-91120 Palaiseau, Tel.: (06) 9 20 20 02, Telex: 690 826 sonelro f OMNITECH , 29 Rue Ledru Rollin, F-92153 Suresnes, Tel.: (01) 7 72 81 81, Telex 613 890 omt f, Telefax: (1) 2 04 69 37 R.E.A. , Radio Equipments Antares S.A., Boîte Postale No 5, 9, Rue Ernest-Cognacq, F-92300 Levallois-Perret, Tel.: (01) 7 58 11 11, Telex 620 630 radi f, Telefax (01) 7 57 20 06
Italy		FANTON BOLOGNA S.R.L. , Via Machiavelli, 16, I-40069 Riale di Zola Predosa (Bologna), Tel.: (0 51) 75 17 10, Telex: 216 613 fanton i FANTON ELECTRONIC SYSTEM S.R.L. , Via Savelli, 1, I-35129 Padova, Tel.: (049) 77 58 22, Telex: 430 192 fanton i FANTON MILANO S.R.L. , Via Melegnano, 20, I-20019 Settimo Milanese (Milano), Tel.: (02) 3 28 73 12, Telex: 350 853 fan mi i FANTON ROMA , Via Satricco 7, I-00183 Roma, Tel.: (06) 7 59 76 69 + 7 59 76 79, Telex: 620 551 fanton i FANTON TORINO S.R.L. , Via Cimabue, 5, I-10137 Torino, Tel.: (0 11) 3 09 73 47, Telex: 224 129 fanton i MOXEL S.P.A. , Via Frova, 34, I-20092 Cinisello Balsamo, Tel.: (02) 61 29 05 21, Telefax: (02) 6 17 25 82
Netherlands		ARCOBEL B.V. , Griekenweg 25, Postbus 344, NL-5340 AH OSS, Tel.: (0 41 20) 3 03 35, Telex: 37 489 arcob nl, Telefax: (0 41 20) 30 635
South Africa		PROMILECT , P.O. Box 56310, SA-2123 Pinegowrie, Tel.: (0 11) 7 89 14 00, Telex: 424 822 sa, Telefax: (0 11) 7 89 52 92
Switzerland		FENNER ELEKTRONIK AG , Rheinfelderstr. 18, CH-4450 Sissach, Tel.: (0 61) 98 22 02, Telex: 966 017 fene ch, Telefax: (0 61) 98 56 08 FENNER ELEKTRONIK AG , Route de Sauvigny, CH-1290 Versoix, Tel.: (0 22) 55 34 44, Telex: 289 559 fene ch

Opto Specialized Distributors

West-Germany		ROFIN-SINAR LASER GmbH , Postfach 74 03 60, Berzeliusstr. 87, D-2000 Hamburg 74, Tel.: (0 40) 7 33 40 10, Telex: 214 511 sinar d, Telefax: (0 40) 73 34 01 60 ROFIN-SINAR LASER GmbH , Paul-Gerhardt-Allee 50, D-8000 München 60, Tel.: (0 89) 88 65 51, Telex: 524 204 sinmu d
France		OPTILAS , Z.I. La Petite Montagne, C.E. No. 1422, F-91019 Evry Cedex, Tel.: (06) 0 77 40 63, Telex: 600 019 optilas f
Italy		MICROELIT , Via. P. Puccello 8, I-20148 Milano, Tel.: (02) 4 69 04 44, Telex: 334 284 bnlte i
Netherlands		OPTILAS B.V. , Groenestein 67-69, NL-2403 JM Alphen a/d Rijn, Tel.: (17) 2 03 12 34, Telex 39 733 optls nl

LCD/LCM Specialized Distributors

West-Germany		DATA MODUL GmbH , Landsberger Str. 320, D-8000 München 21, Tel. (0 89) 56 01 70, Telex 5 213 118 damo d, Telefax: (0 89) 56 01 71 19
--------------	--	--

